mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
ARM: dts: exynos: Add DMC device to Exynos5422 and Odroid XU3-family boards
Add description of Dynamic Memory Controller and PPMU counters to Exynos5422 and Odroid XU3/XU4/HC1 boards. They are used by exynos5422-dmc driver. There is a definition of the memory chip, which is then used during calculation of timings for each OPP. The algorithm in the driver needs these two sets to bound the timings. Signed-off-by: Lukasz Luba <l.luba@partner.samsung.com> Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
This commit is contained in:
parent
53d2ebcc73
commit
5cb4d9a02a
arch/arm/boot/dts
@ -237,6 +237,29 @@ mmc_2: mmc@12220000 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
dmc: memory-controller@10c20000 {
|
||||
compatible = "samsung,exynos5422-dmc";
|
||||
reg = <0x10c20000 0x100>, <0x10c30000 0x100>;
|
||||
clocks = <&clock CLK_FOUT_SPLL>,
|
||||
<&clock CLK_MOUT_SCLK_SPLL>,
|
||||
<&clock CLK_FF_DOUT_SPLL2>,
|
||||
<&clock CLK_FOUT_BPLL>,
|
||||
<&clock CLK_MOUT_BPLL>,
|
||||
<&clock CLK_SCLK_BPLL>,
|
||||
<&clock CLK_MOUT_MX_MSPLL_CCORE>,
|
||||
<&clock CLK_MOUT_MCLK_CDREX>;
|
||||
clock-names = "fout_spll",
|
||||
"mout_sclk_spll",
|
||||
"ff_dout_spll2",
|
||||
"fout_bpll",
|
||||
"mout_bpll",
|
||||
"sclk_bpll",
|
||||
"mout_mx_mspll_ccore",
|
||||
"mout_mclk_cdrex";
|
||||
samsung,syscon-clk = <&clock>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
nocp_mem0_0: nocp@10ca1000 {
|
||||
compatible = "samsung,exynos5420-nocp";
|
||||
reg = <0x10CA1000 0x200>;
|
||||
@ -273,6 +296,54 @@ nocp_g3d_1: nocp@11a51400 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ppmu_dmc0_0: ppmu@10d00000 {
|
||||
compatible = "samsung,exynos-ppmu";
|
||||
reg = <0x10d00000 0x2000>;
|
||||
clocks = <&clock CLK_PCLK_PPMU_DREX0_0>;
|
||||
clock-names = "ppmu";
|
||||
events {
|
||||
ppmu_event3_dmc0_0: ppmu-event3-dmc0_0 {
|
||||
event-name = "ppmu-event3-dmc0_0";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
ppmu_dmc0_1: ppmu@10d10000 {
|
||||
compatible = "samsung,exynos-ppmu";
|
||||
reg = <0x10d10000 0x2000>;
|
||||
clocks = <&clock CLK_PCLK_PPMU_DREX0_1>;
|
||||
clock-names = "ppmu";
|
||||
events {
|
||||
ppmu_event3_dmc0_1: ppmu-event3-dmc0_1 {
|
||||
event-name = "ppmu-event3-dmc0_1";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
ppmu_dmc1_0: ppmu@10d60000 {
|
||||
compatible = "samsung,exynos-ppmu";
|
||||
reg = <0x10d60000 0x2000>;
|
||||
clocks = <&clock CLK_PCLK_PPMU_DREX1_0>;
|
||||
clock-names = "ppmu";
|
||||
events {
|
||||
ppmu_event3_dmc1_0: ppmu-event3-dmc1_0 {
|
||||
event-name = "ppmu-event3-dmc1_0";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
ppmu_dmc1_1: ppmu@10d70000 {
|
||||
compatible = "samsung,exynos-ppmu";
|
||||
reg = <0x10d70000 0x2000>;
|
||||
clocks = <&clock CLK_PCLK_PPMU_DREX1_1>;
|
||||
clock-names = "ppmu";
|
||||
events {
|
||||
ppmu_event3_dmc1_1: ppmu-event3-dmc1_1 {
|
||||
event-name = "ppmu-event3-dmc1_1";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
gsc_pd: power-domain@10044000 {
|
||||
compatible = "samsung,exynos4210-pd";
|
||||
reg = <0x10044000 0x20>;
|
||||
|
@ -34,6 +34,98 @@ oscclk {
|
||||
clock-frequency = <24000000>;
|
||||
};
|
||||
};
|
||||
|
||||
dmc_opp_table: opp_table2 {
|
||||
compatible = "operating-points-v2";
|
||||
|
||||
opp00 {
|
||||
opp-hz = /bits/ 64 <165000000>;
|
||||
opp-microvolt = <875000>;
|
||||
};
|
||||
opp01 {
|
||||
opp-hz = /bits/ 64 <206000000>;
|
||||
opp-microvolt = <875000>;
|
||||
};
|
||||
opp02 {
|
||||
opp-hz = /bits/ 64 <275000000>;
|
||||
opp-microvolt = <875000>;
|
||||
};
|
||||
opp03 {
|
||||
opp-hz = /bits/ 64 <413000000>;
|
||||
opp-microvolt = <887500>;
|
||||
};
|
||||
opp04 {
|
||||
opp-hz = /bits/ 64 <543000000>;
|
||||
opp-microvolt = <937500>;
|
||||
};
|
||||
opp05 {
|
||||
opp-hz = /bits/ 64 <633000000>;
|
||||
opp-microvolt = <1012500>;
|
||||
};
|
||||
opp06 {
|
||||
opp-hz = /bits/ 64 <728000000>;
|
||||
opp-microvolt = <1037500>;
|
||||
};
|
||||
opp07 {
|
||||
opp-hz = /bits/ 64 <825000000>;
|
||||
opp-microvolt = <1050000>;
|
||||
};
|
||||
};
|
||||
|
||||
samsung_K3QF2F20DB: lpddr3 {
|
||||
compatible = "samsung,K3QF2F20DB", "jedec,lpddr3";
|
||||
density = <16384>;
|
||||
io-width = <32>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
tRFC-min-tck = <17>;
|
||||
tRRD-min-tck = <2>;
|
||||
tRPab-min-tck = <2>;
|
||||
tRPpb-min-tck = <2>;
|
||||
tRCD-min-tck = <3>;
|
||||
tRC-min-tck = <6>;
|
||||
tRAS-min-tck = <5>;
|
||||
tWTR-min-tck = <2>;
|
||||
tWR-min-tck = <7>;
|
||||
tRTP-min-tck = <2>;
|
||||
tW2W-C2C-min-tck = <0>;
|
||||
tR2R-C2C-min-tck = <0>;
|
||||
tWL-min-tck = <8>;
|
||||
tDQSCK-min-tck = <5>;
|
||||
tRL-min-tck = <14>;
|
||||
tFAW-min-tck = <5>;
|
||||
tXSR-min-tck = <12>;
|
||||
tXP-min-tck = <2>;
|
||||
tCKE-min-tck = <2>;
|
||||
tCKESR-min-tck = <2>;
|
||||
tMRD-min-tck = <5>;
|
||||
|
||||
timings_samsung_K3QF2F20DB_800mhz: lpddr3-timings@800000000 {
|
||||
compatible = "jedec,lpddr3-timings";
|
||||
/* workaround: 'reg' shows max-freq */
|
||||
reg = <800000000>;
|
||||
min-freq = <100000000>;
|
||||
tRFC = <65000>;
|
||||
tRRD = <6000>;
|
||||
tRPab = <12000>;
|
||||
tRPpb = <12000>;
|
||||
tRCD = <10000>;
|
||||
tRC = <33750>;
|
||||
tRAS = <23000>;
|
||||
tWTR = <3750>;
|
||||
tWR = <7500>;
|
||||
tRTP = <3750>;
|
||||
tW2W-C2C = <0>;
|
||||
tR2R-C2C = <0>;
|
||||
tFAW = <25000>;
|
||||
tXSR = <70000>;
|
||||
tXP = <3750>;
|
||||
tCKE = <3750>;
|
||||
tCKESR = <3750>;
|
||||
tMRD = <7000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&adc {
|
||||
@ -132,6 +224,15 @@ &cpu4 {
|
||||
cpu-supply = <&buck2_reg>;
|
||||
};
|
||||
|
||||
&dmc {
|
||||
devfreq-events = <&ppmu_event3_dmc0_0>, <&ppmu_event3_dmc0_1>,
|
||||
<&ppmu_event3_dmc1_0>, <&ppmu_event3_dmc1_1>;
|
||||
device-handle = <&samsung_K3QF2F20DB>;
|
||||
operating-points-v2 = <&dmc_opp_table>;
|
||||
vdd-supply = <&buck1_reg>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&hsi2c_4 {
|
||||
status = "okay";
|
||||
|
||||
@ -634,6 +735,22 @@ s2mps11_irq: s2mps11-irq {
|
||||
};
|
||||
};
|
||||
|
||||
&ppmu_dmc0_0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&ppmu_dmc0_1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&ppmu_dmc1_0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&ppmu_dmc1_1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&tmu_cpu0 {
|
||||
vtmu-supply = <&ldo7_reg>;
|
||||
};
|
||||
|
Loading…
Reference in New Issue
Block a user