mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-02 10:26:40 +07:00
clk: samsung: exynos5433: Add clocks for CMU_BUS{0|1|2} domains
This patch adds the mux/divider/gate clocks for CMU_BUS{0|1|2} domains
which contain global data buses clocked at up the 400MHz. These blocks
transfer data between DRAM and various sub-blocks. These clock domains
also contain global peripheral buses clocked at 67/111/200/222/266/333/400
MHz and used for register accesses.
Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
Acked-by: Inki Dae <inki.dae@samsung.com>
Reviewed-by: Pankaj Dubey <pankaj.dubey@samsung.com>
Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
This commit is contained in:
Chanwoo Choi
Sylwester Nawrocki
parent
2e997c0359
commit
5785d6e61f
@ -438,6 +438,14 @@ static struct samsung_div_clock top_div_clks[] __initdata = {
|
||||
DIV(CLK_DIV_ACLK_PERIS_66_A, "div_aclk_peris_66_a",
|
||||
"mout_bus_pll_user", DIV_TOP3, 0, 3),
|
||||
|
||||
/* DIV_TOP4 */
|
||||
DIV(CLK_DIV_ACLK_G3D_400, "div_aclk_g3d_400", "mout_bus_pll_user",
|
||||
DIV_TOP4, 8, 3),
|
||||
DIV(CLK_DIV_ACLK_BUS0_400, "div_aclk_bus0_400", "mout_aclk_bus0_400",
|
||||
DIV_TOP4, 4, 3),
|
||||
DIV(CLK_DIV_ACLK_BUS1_400, "div_aclk_bus1_400", "mout_bus_pll_user",
|
||||
DIV_TOP4, 0, 3),
|
||||
|
||||
/* DIV_TOP_FSYS0 */
|
||||
DIV(CLK_DIV_SCLK_MMC1_B, "div_sclk_mmc1_b", "div_sclk_mmc1_a",
|
||||
DIV_TOP_FSYS0, 16, 8),
|
||||
@ -501,6 +509,23 @@ static struct samsung_div_clock top_div_clks[] __initdata = {
|
||||
|
||||
static struct samsung_gate_clock top_gate_clks[] __initdata = {
|
||||
/* ENABLE_ACLK_TOP */
|
||||
GATE(CLK_ACLK_G3D_400, "aclk_g3d_400", "div_aclk_g3d_400",
|
||||
ENABLE_ACLK_TOP, 30, 0, 0),
|
||||
GATE(CLK_ACLK_IMEM_SSX_266, "aclk_imem_ssx_266",
|
||||
"div_aclk_imem_sssx_266", ENABLE_ACLK_TOP,
|
||||
29, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_ACLK_BUS0_400, "aclk_bus0_400", "div_aclk_bus0_400",
|
||||
ENABLE_ACLK_TOP, 26,
|
||||
CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),
|
||||
GATE(CLK_ACLK_BUS1_400, "aclk_bus1_400", "div_aclk_bus1_400",
|
||||
ENABLE_ACLK_TOP, 25,
|
||||
CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),
|
||||
GATE(CLK_ACLK_IMEM_200, "aclk_imem_200", "div_aclk_imem_266",
|
||||
ENABLE_ACLK_TOP, 24,
|
||||
CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),
|
||||
GATE(CLK_ACLK_IMEM_266, "aclk_imem_266", "div_aclk_imem_200",
|
||||
ENABLE_ACLK_TOP, 23,
|
||||
CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),
|
||||
GATE(CLK_ACLK_PERIC_66, "aclk_peric_66", "div_aclk_peric_66_b",
|
||||
ENABLE_ACLK_TOP, 22,
|
||||
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
||||
@ -2631,3 +2656,165 @@ static void __init exynos5433_cmu_aud_init(struct device_node *np)
|
||||
}
|
||||
CLK_OF_DECLARE(exynos5433_cmu_aud, "samsung,exynos5433-cmu-aud",
|
||||
exynos5433_cmu_aud_init);
|
||||
|
||||
|
||||
/*
|
||||
* Register offset definitions for CMU_BUS{0|1|2}
|
||||
*/
|
||||
#define DIV_BUS 0x0600
|
||||
#define DIV_STAT_BUS 0x0700
|
||||
#define ENABLE_ACLK_BUS 0x0800
|
||||
#define ENABLE_PCLK_BUS 0x0900
|
||||
#define ENABLE_IP_BUS0 0x0b00
|
||||
#define ENABLE_IP_BUS1 0x0b04
|
||||
|
||||
#define MUX_SEL_BUS2 0x0200 /* Only for CMU_BUS2 */
|
||||
#define MUX_ENABLE_BUS2 0x0300 /* Only for CMU_BUS2 */
|
||||
#define MUX_STAT_BUS2 0x0400 /* Only for CMU_BUS2 */
|
||||
|
||||
/* list of all parent clock list */
|
||||
PNAME(mout_aclk_bus2_400_p) = { "oscclk", "aclk_bus2_400", };
|
||||
|
||||
#define CMU_BUS_COMMON_CLK_REGS \
|
||||
DIV_BUS, \
|
||||
DIV_STAT_BUS, \
|
||||
ENABLE_ACLK_BUS, \
|
||||
ENABLE_PCLK_BUS, \
|
||||
ENABLE_IP_BUS0, \
|
||||
ENABLE_IP_BUS1
|
||||
|
||||
static unsigned long bus01_clk_regs[] __initdata = {
|
||||
CMU_BUS_COMMON_CLK_REGS,
|
||||
};
|
||||
|
||||
static unsigned long bus2_clk_regs[] __initdata = {
|
||||
MUX_SEL_BUS2,
|
||||
MUX_ENABLE_BUS2,
|
||||
MUX_STAT_BUS2,
|
||||
CMU_BUS_COMMON_CLK_REGS,
|
||||
};
|
||||
|
||||
static struct samsung_div_clock bus0_div_clks[] __initdata = {
|
||||
/* DIV_BUS0 */
|
||||
DIV(CLK_DIV_PCLK_BUS_133, "div_pclk_bus0_133", "aclk_bus0_400",
|
||||
DIV_BUS, 0, 3),
|
||||
};
|
||||
|
||||
/* CMU_BUS0 clocks */
|
||||
static struct samsung_gate_clock bus0_gate_clks[] __initdata = {
|
||||
/* ENABLE_ACLK_BUS0 */
|
||||
GATE(CLK_ACLK_AHB2APB_BUSP, "aclk_ahb2apb_bus0p", "div_pclk_bus0_133",
|
||||
ENABLE_ACLK_BUS, 4, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_ACLK_BUSNP_133, "aclk_bus0np_133", "div_pclk_bus0_133",
|
||||
ENABLE_ACLK_BUS, 2, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_ACLK_BUSND_400, "aclk_bus0nd_400", "aclk_bus0_400",
|
||||
ENABLE_ACLK_BUS, 0, CLK_IGNORE_UNUSED, 0),
|
||||
|
||||
/* ENABLE_PCLK_BUS0 */
|
||||
GATE(CLK_PCLK_BUSSRVND_133, "pclk_bus0srvnd_133", "div_pclk_bus0_133",
|
||||
ENABLE_PCLK_BUS, 2, 0, 0),
|
||||
GATE(CLK_PCLK_PMU_BUS, "pclk_pmu_bus0", "div_pclk_bus0_133",
|
||||
ENABLE_PCLK_BUS, 1, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_PCLK_SYSREG_BUS, "pclk_sysreg_bus0", "div_pclk_bus0_133",
|
||||
ENABLE_PCLK_BUS, 0, CLK_IGNORE_UNUSED, 0),
|
||||
};
|
||||
|
||||
/* CMU_BUS1 clocks */
|
||||
static struct samsung_div_clock bus1_div_clks[] __initdata = {
|
||||
/* DIV_BUS1 */
|
||||
DIV(CLK_DIV_PCLK_BUS_133, "div_pclk_bus1_133", "aclk_bus1_400",
|
||||
DIV_BUS, 0, 3),
|
||||
};
|
||||
|
||||
static struct samsung_gate_clock bus1_gate_clks[] __initdata = {
|
||||
/* ENABLE_ACLK_BUS1 */
|
||||
GATE(CLK_ACLK_AHB2APB_BUSP, "aclk_ahb2apb_bus1p", "div_pclk_bus1_133",
|
||||
ENABLE_ACLK_BUS, 4, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_ACLK_BUSNP_133, "aclk_bus1np_133", "div_pclk_bus1_133",
|
||||
ENABLE_ACLK_BUS, 2, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_ACLK_BUSND_400, "aclk_bus1nd_400", "aclk_bus1_400",
|
||||
ENABLE_ACLK_BUS, 0, CLK_IGNORE_UNUSED, 0),
|
||||
|
||||
/* ENABLE_PCLK_BUS1 */
|
||||
GATE(CLK_PCLK_BUSSRVND_133, "pclk_bus1srvnd_133", "div_pclk_bus1_133",
|
||||
ENABLE_PCLK_BUS, 2, 0, 0),
|
||||
GATE(CLK_PCLK_PMU_BUS, "pclk_pmu_bus1", "div_pclk_bus1_133",
|
||||
ENABLE_PCLK_BUS, 1, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_PCLK_SYSREG_BUS, "pclk_sysreg_bus1", "div_pclk_bus1_133",
|
||||
ENABLE_PCLK_BUS, 0, CLK_IGNORE_UNUSED, 0),
|
||||
};
|
||||
|
||||
/* CMU_BUS2 clocks */
|
||||
static struct samsung_mux_clock bus2_mux_clks[] __initdata = {
|
||||
/* MUX_SEL_BUS2 */
|
||||
MUX(CLK_MOUT_ACLK_BUS2_400_USER, "mout_aclk_bus2_400_user",
|
||||
mout_aclk_bus2_400_p, MUX_SEL_BUS2, 0, 1),
|
||||
};
|
||||
|
||||
static struct samsung_div_clock bus2_div_clks[] __initdata = {
|
||||
/* DIV_BUS2 */
|
||||
DIV(CLK_DIV_PCLK_BUS_133, "div_pclk_bus2_133",
|
||||
"mout_aclk_bus2_400_user", DIV_BUS, 0, 3),
|
||||
};
|
||||
|
||||
static struct samsung_gate_clock bus2_gate_clks[] __initdata = {
|
||||
/* ENABLE_ACLK_BUS2 */
|
||||
GATE(CLK_ACLK_AHB2APB_BUSP, "aclk_ahb2apb_bus2p", "div_pclk_bus2_133",
|
||||
ENABLE_ACLK_BUS, 3, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_ACLK_BUSNP_133, "aclk_bus2np_133", "div_pclk_bus2_133",
|
||||
ENABLE_ACLK_BUS, 2, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_ACLK_BUS2BEND_400, "aclk_bus2bend_400",
|
||||
"mout_aclk_bus2_400_user", ENABLE_ACLK_BUS,
|
||||
1, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_ACLK_BUS2RTND_400, "aclk_bus2rtnd_400",
|
||||
"mout_aclk_bus2_400_user", ENABLE_ACLK_BUS,
|
||||
0, CLK_IGNORE_UNUSED, 0),
|
||||
|
||||
/* ENABLE_PCLK_BUS2 */
|
||||
GATE(CLK_PCLK_BUSSRVND_133, "pclk_bus2srvnd_133", "div_pclk_bus2_133",
|
||||
ENABLE_PCLK_BUS, 2, 0, 0),
|
||||
GATE(CLK_PCLK_PMU_BUS, "pclk_pmu_bus2", "div_pclk_bus2_133",
|
||||
ENABLE_PCLK_BUS, 1, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_PCLK_SYSREG_BUS, "pclk_sysreg_bus2", "div_pclk_bus2_133",
|
||||
ENABLE_PCLK_BUS, 0, CLK_IGNORE_UNUSED, 0),
|
||||
};
|
||||
|
||||
#define CMU_BUS_INFO_CLKS(id) \
|
||||
.div_clks = bus##id##_div_clks, \
|
||||
.nr_div_clks = ARRAY_SIZE(bus##id##_div_clks), \
|
||||
.gate_clks = bus##id##_gate_clks, \
|
||||
.nr_gate_clks = ARRAY_SIZE(bus##id##_gate_clks), \
|
||||
.nr_clk_ids = BUSx_NR_CLK
|
||||
|
||||
static struct samsung_cmu_info bus0_cmu_info __initdata = {
|
||||
CMU_BUS_INFO_CLKS(0),
|
||||
.clk_regs = bus01_clk_regs,
|
||||
.nr_clk_regs = ARRAY_SIZE(bus01_clk_regs),
|
||||
};
|
||||
|
||||
static struct samsung_cmu_info bus1_cmu_info __initdata = {
|
||||
CMU_BUS_INFO_CLKS(1),
|
||||
.clk_regs = bus01_clk_regs,
|
||||
.nr_clk_regs = ARRAY_SIZE(bus01_clk_regs),
|
||||
};
|
||||
|
||||
static struct samsung_cmu_info bus2_cmu_info __initdata = {
|
||||
CMU_BUS_INFO_CLKS(2),
|
||||
.mux_clks = bus2_mux_clks,
|
||||
.nr_mux_clks = ARRAY_SIZE(bus2_mux_clks),
|
||||
.clk_regs = bus2_clk_regs,
|
||||
.nr_clk_regs = ARRAY_SIZE(bus2_clk_regs),
|
||||
};
|
||||
|
||||
#define exynos5433_cmu_bus_init(id) \
|
||||
static void __init exynos5433_cmu_bus##id##_init(struct device_node *np)\
|
||||
{ \
|
||||
samsung_cmu_register_one(np, &bus##id##_cmu_info); \
|
||||
} \
|
||||
CLK_OF_DECLARE(exynos5433_cmu_bus##id, \
|
||||
"samsung,exynos5433-cmu-bus"#id, \
|
||||
exynos5433_cmu_bus##id##_init)
|
||||
|
||||
exynos5433_cmu_bus_init(0);
|
||||
exynos5433_cmu_bus_init(1);
|
||||
exynos5433_cmu_bus_init(2);
|
||||
|
||||
@ -107,6 +107,9 @@
|
||||
#define CLK_DIV_ACLK_MFC_400 134
|
||||
#define CLK_DIV_ACLK_G2D_266 135
|
||||
#define CLK_DIV_ACLK_G2D_400 136
|
||||
#define CLK_DIV_ACLK_G3D_400 137
|
||||
#define CLK_DIV_ACLK_BUS0_400 138
|
||||
#define CLK_DIV_ACLK_BUS1_400 139
|
||||
|
||||
#define CLK_ACLK_PERIC_66 200
|
||||
#define CLK_ACLK_PERIS_66 201
|
||||
@ -130,8 +133,14 @@
|
||||
#define CLK_SCLK_AUDIO0 219
|
||||
#define CLK_ACLK_G2D_266 220
|
||||
#define CLK_ACLK_G2D_400 221
|
||||
#define CLK_ACLK_G3D_400 222
|
||||
#define CLK_ACLK_IMEM_SSX_266 223
|
||||
#define CLK_ACLK_BUS0_400 224
|
||||
#define CLK_ACLK_BUS1_400 225
|
||||
#define CLK_ACLK_IMEM_200 226
|
||||
#define CLK_ACLK_IMEM_266 227
|
||||
|
||||
#define TOP_NR_CLK 222
|
||||
#define TOP_NR_CLK 228
|
||||
|
||||
/* CMU_CPIF */
|
||||
#define CLK_FOUT_MPHY_PLL 1
|
||||
@ -679,4 +688,20 @@
|
||||
|
||||
#define AUD_NR_CLK 48
|
||||
|
||||
/* CMU_BUS{0|1|2} */
|
||||
#define CLK_DIV_PCLK_BUS_133 1
|
||||
|
||||
#define CLK_ACLK_AHB2APB_BUSP 2
|
||||
#define CLK_ACLK_BUSNP_133 3
|
||||
#define CLK_ACLK_BUSND_400 4
|
||||
#define CLK_PCLK_BUSSRVND_133 5
|
||||
#define CLK_PCLK_PMU_BUS 6
|
||||
#define CLK_PCLK_SYSREG_BUS 7
|
||||
|
||||
#define CLK_MOUT_ACLK_BUS2_400_USER 8 /* Only CMU_BUS2 */
|
||||
#define CLK_ACLK_BUS2BEND_400 9 /* Only CMU_BUS2 */
|
||||
#define CLK_ACLK_BUS2RTND_400 10 /* Only CMU_BUS2 */
|
||||
|
||||
#define BUSx_NR_CLK 11
|
||||
|
||||
#endif /* _DT_BINDINGS_CLOCK_EXYNOS5433_H */
|
||||
|
||||
Loading…
Reference in New Issue
Block a user