AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-28 11:18:45 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

drm/amdgpu: remove ih_info parameter of umc_ras_late_init

Browse Source 
umc_ras_late_init can get the info by itself

Signed-off-by: Tao Zhou <tao.zhou1@amd.com>
Reviewed-by: Guchun Chen <guchun.chen@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Tao Zhou 2019-09-12 18:54:33 +08:00 committed by Alex Deucher
parent e536c81850
commit 56c54b25c3
3 changed files with 10 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
drivers/gpu/drm/amd/amdgpu/amdgpu_umc.c
View File

@ -23,17 +23,16 @@
#include "amdgpu_ras.h" #include "amdgpu_ras.h"
int amdgpu_umc_ras_late_init(struct amdgpu_device *adev, void *ras_ih_info) int amdgpu_umc_ras_late_init(struct amdgpu_device *adev)
{ {
int r; int r;
struct ras_ih_if *ih_info = (struct ras_ih_if *)ras_ih_info;
struct ras_fs_if fs_info = { struct ras_fs_if fs_info = {
.sysfs_name = "umc_err_count", .sysfs_name = "umc_err_count",
.debugfs_name = "umc_err_inject", .debugfs_name = "umc_err_inject",
}; };
struct ras_ih_if ih_info = {
if (!ih_info) .cb = amdgpu_umc_process_ras_data_cb,
return -EINVAL; };
if (!adev->umc.ras_if) { if (!adev->umc.ras_if) {
adev->umc.ras_if = adev->umc.ras_if =
@ -45,10 +44,10 @@ int amdgpu_umc_ras_late_init(struct amdgpu_device *adev, void *ras_ih_info)
adev->umc.ras_if->sub_block_index = 0; adev->umc.ras_if->sub_block_index = 0;
strcpy(adev->umc.ras_if->name, "umc"); strcpy(adev->umc.ras_if->name, "umc");
} }
ih_info->head = fs_info.head = *adev->umc.ras_if; ih_info.head = fs_info.head = *adev->umc.ras_if;
r = amdgpu_ras_late_init(adev, adev->umc.ras_if, r = amdgpu_ras_late_init(adev, adev->umc.ras_if,
&fs_info, ih_info); &fs_info, &ih_info);
if (r) if (r)
goto free; goto free;
@ -68,7 +67,7 @@ int amdgpu_umc_ras_late_init(struct amdgpu_device *adev, void *ras_ih_info)
return 0; return 0;
late_fini: late_fini:
amdgpu_ras_late_fini(adev, adev->umc.ras_if, ih_info); amdgpu_ras_late_fini(adev, adev->umc.ras_if, &ih_info);
free: free:
kfree(adev->umc.ras_if); kfree(adev->umc.ras_if);
adev->umc.ras_if = NULL; adev->umc.ras_if = NULL;

4
drivers/gpu/drm/amd/amdgpu/amdgpu_umc.h
View File

@ -55,7 +55,7 @@
struct amdgpu_umc_funcs { struct amdgpu_umc_funcs {
void (*err_cnt_init)(struct amdgpu_device *adev); void (*err_cnt_init)(struct amdgpu_device *adev);
int (*ras_late_init)(struct amdgpu_device *adev, void *ras_ih_info); int (*ras_late_init)(struct amdgpu_device *adev);
void (*query_ras_error_count)(struct amdgpu_device *adev, void (*query_ras_error_count)(struct amdgpu_device *adev,
void *ras_error_status); void *ras_error_status);
void (*query_ras_error_address)(struct amdgpu_device *adev, void (*query_ras_error_address)(struct amdgpu_device *adev,
@ -82,7 +82,7 @@ struct amdgpu_umc {
const struct amdgpu_umc_funcs *funcs; const struct amdgpu_umc_funcs *funcs;
}; };
int amdgpu_umc_ras_late_init(struct amdgpu_device *adev, void *ras_ih_info); int amdgpu_umc_ras_late_init(struct amdgpu_device *adev);
int amdgpu_umc_process_ras_data_cb(struct amdgpu_device *adev, int amdgpu_umc_process_ras_data_cb(struct amdgpu_device *adev,
void *ras_error_status, void *ras_error_status,
struct amdgpu_iv_entry *entry); struct amdgpu_iv_entry *entry);

5
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
View File

@ -740,12 +740,9 @@ static int gmc_v9_0_ecc_late_init(void *handle)
{ {
int r; int r;
struct amdgpu_device *adev = (struct amdgpu_device *)handle; struct amdgpu_device *adev = (struct amdgpu_device *)handle;
struct ras_ih_if umc_ih_info = {
.cb = amdgpu_umc_process_ras_data_cb,
};
if (adev->umc.funcs && adev->umc.funcs->ras_late_init) { if (adev->umc.funcs && adev->umc.funcs->ras_late_init) {
r = adev->umc.funcs->ras_late_init(adev, &umc_ih_info); r = adev->umc.funcs->ras_late_init(adev);
if (r) if (r)
return r; return r;
} }