mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 09:02:57 +07:00
drm/i915/tgl: add Gen12 default indirect ctx offset
Gen12 uses a new indirect ctx offset. Bspec: 11740 Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com> Cc: Radhakrishna Sripada <radhakrishna.sripada@intel.com> Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com> Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk> Link: https://patchwork.freedesktop.org/patch/msgid/20190817093902.2171-28-lucas.demarchi@intel.com
This commit is contained in:
parent
bd3b3004b1
commit
487f471da3
@ -3046,6 +3046,10 @@ static u32 intel_lr_indirect_ctx_offset(struct intel_engine_cs *engine)
|
||||
default:
|
||||
MISSING_CASE(INTEL_GEN(engine->i915));
|
||||
/* fall through */
|
||||
case 12:
|
||||
indirect_ctx_offset =
|
||||
GEN12_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT;
|
||||
break;
|
||||
case 11:
|
||||
indirect_ctx_offset =
|
||||
GEN11_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT;
|
||||
|
@ -64,5 +64,6 @@
|
||||
#define GEN9_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT 0x26
|
||||
#define GEN10_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT 0x19
|
||||
#define GEN11_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT 0x1A
|
||||
#define GEN12_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT 0xD
|
||||
|
||||
#endif /* _INTEL_LRC_REG_H_ */
|
||||
|
Loading…
Reference in New Issue
Block a user