mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 23:15:26 +07:00
drm/amd/display: Fixes for some MPO cases
[Why] Alpha could be improperly applied (only affecting half the frame) for some source pixel formats. [How] Change how alpha is enabled in MPC/DPP LB and change the bottom plane blend mode in MPC. Signed-off-by: Ilya Bakoulin <Ilya.Bakoulin@amd.com> Reviewed-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com> Acked-by: Leo Li <sunpeng.li@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
8bee5c5c7e
commit
473e0ecbb4
@ -211,7 +211,7 @@ struct mpcc *mpc1_insert_plane(
|
|||||||
} else {
|
} else {
|
||||||
new_mpcc->mpcc_bot = NULL;
|
new_mpcc->mpcc_bot = NULL;
|
||||||
REG_SET(MPCC_BOT_SEL[mpcc_id], 0, MPCC_BOT_SEL, 0xf);
|
REG_SET(MPCC_BOT_SEL[mpcc_id], 0, MPCC_BOT_SEL, 0xf);
|
||||||
REG_UPDATE(MPCC_CONTROL[mpcc_id], MPCC_MODE, MPCC_BLEND_MODE_TOP_LAYER_PASSTHROUGH);
|
REG_UPDATE(MPCC_CONTROL[mpcc_id], MPCC_MODE, MPCC_BLEND_MODE_TOP_LAYER_ONLY);
|
||||||
}
|
}
|
||||||
REG_SET(MPCC_TOP_SEL[mpcc_id], 0, MPCC_TOP_SEL, dpp_id);
|
REG_SET(MPCC_TOP_SEL[mpcc_id], 0, MPCC_TOP_SEL, dpp_id);
|
||||||
REG_SET(MPCC_OPP_ID[mpcc_id], 0, MPCC_OPP_ID, tree->opp_id);
|
REG_SET(MPCC_OPP_ID[mpcc_id], 0, MPCC_OPP_ID, tree->opp_id);
|
||||||
|
@ -1863,7 +1863,7 @@ static void dcn20_update_mpcc(struct dc *dc, struct pipe_ctx *pipe_ctx)
|
|||||||
{
|
{
|
||||||
struct hubp *hubp = pipe_ctx->plane_res.hubp;
|
struct hubp *hubp = pipe_ctx->plane_res.hubp;
|
||||||
struct mpcc_blnd_cfg blnd_cfg = { {0} };
|
struct mpcc_blnd_cfg blnd_cfg = { {0} };
|
||||||
bool per_pixel_alpha = pipe_ctx->plane_state->per_pixel_alpha && pipe_ctx->bottom_pipe;
|
bool per_pixel_alpha = pipe_ctx->plane_state->per_pixel_alpha;
|
||||||
int mpcc_id;
|
int mpcc_id;
|
||||||
struct mpcc *new_mpcc;
|
struct mpcc *new_mpcc;
|
||||||
struct mpc *mpc = dc->res_pool->mpc;
|
struct mpc *mpc = dc->res_pool->mpc;
|
||||||
|
Loading…
Reference in New Issue
Block a user