AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-19 13:57:27 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

dt-bindings: clock: imx7ulp: add HSRUN mode related clocks

Browse Source 
There are HSRUN mode clock mux and divider in SCG1 module,
and SMC1 can control i.MX7ULP CPU to run in RUN mode or
HSRUN mode, the mode switch bits are actually a clock mux,
add these clocks for clock driver and dtb to use.

Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
Anson Huang 2018-12-07 10:03:29 +00:00 committed by Stephen Boyd
parent b1260067ac
commit 401371fb59
1 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
include/dt-bindings/clock/imx7ulp-clock.h
View File

@ -54,8 +54,10 @@
#define IMX7ULP_CLK_SOSC_BUS_CLK 41 #define IMX7ULP_CLK_SOSC_BUS_CLK 41
#define IMX7ULP_CLK_FIRC_BUS_CLK 42 #define IMX7ULP_CLK_FIRC_BUS_CLK 42
#define IMX7ULP_CLK_SPLL_BUS_CLK 43 #define IMX7ULP_CLK_SPLL_BUS_CLK 43
#define IMX7ULP_CLK_HSRUN_SYS_SEL 44
#define IMX7ULP_CLK_HSRUN_CORE_DIV 45
#define IMX7ULP_CLK_SCG1_END 44 #define IMX7ULP_CLK_SCG1_END 46
/* PCC2 */ /* PCC2 */
#define IMX7ULP_CLK_DMA1 0 #define IMX7ULP_CLK_DMA1 0
@ -106,4 +108,9 @@
#define IMX7ULP_CLK_PCC3_END 16 #define IMX7ULP_CLK_PCC3_END 16
/* SMC1 */
#define IMX7ULP_CLK_ARM 0
#define IMX7ULP_CLK_SMC1_END 1
#endif /* __DT_BINDINGS_CLOCK_IMX7ULP_H */ #endif /* __DT_BINDINGS_CLOCK_IMX7ULP_H */