AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-14 10:56:47 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

ath10k: add ath10k_pci_diag_* helpers

Browse Source 
ath10k_pci_diag_read32() is for reading u32 from a device and ath10k_pci_diag_read_hi()
is a helper for reading data using "host interest" table.

Signed-off-by: Kalle Valo <kvalo@qca.qualcomm.com>
This commit is contained in:
Kalle Valo 2014-08-25 08:37:26 +03:00
parent 7a7b373288
commit 3d29a3e042
1 changed files with 38 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

55
drivers/net/wireless/ath/ath10k/pci.c
View File

@ -460,13 +460,46 @@ static int ath10k_pci_diag_read_mem(struct ath10k *ar, u32 address, void *data,
return ret; return ret;
} }
static int ath10k_pci_diag_read32(struct ath10k *ar, u32 address, u32 *value)
{
return ath10k_pci_diag_read_mem(ar, address, value, sizeof(u32));
}
static int __ath10k_pci_diag_read_hi(struct ath10k *ar, void *dest,
u32 src, u32 len)
{
u32 host_addr, addr;
int ret;
host_addr = host_interest_item_address(src);
ret = ath10k_pci_diag_read32(ar, host_addr, &addr);
if (ret != 0) {
ath10k_warn("failed to get memcpy hi address for firmware address %d: %d\n",
src, ret);
return ret;
}
ret = ath10k_pci_diag_read_mem(ar, addr, dest, len);
if (ret != 0) {
ath10k_warn("failed to memcpy firmware memory from %d (%d B): %d\n",
addr, len, ret);
return ret;
}
return 0;
}
#define ath10k_pci_diag_read_hi(ar, dest, src, len) \
__ath10k_pci_diag_read_hi(ar, dest, HI_ITEM(src), len);
/* Read 4-byte aligned data from Target memory or register */ /* Read 4-byte aligned data from Target memory or register */
static int ath10k_pci_diag_read_access(struct ath10k *ar, u32 address, static int ath10k_pci_diag_read_access(struct ath10k *ar, u32 address,
u32 *data) u32 *data)
{ {
/* Assume range doesn't cross this boundary */ /* Assume range doesn't cross this boundary */
if (address >= DRAM_BASE_ADDRESS) if (address >= DRAM_BASE_ADDRESS)
return ath10k_pci_diag_read_mem(ar, address, data, sizeof(u32)); return ath10k_pci_diag_read32(ar, address, data);
*data = ath10k_pci_read32(ar, address); *data = ath10k_pci_read32(ar, address);
return 0; return 0;
@ -801,9 +834,7 @@ static u16 ath10k_pci_hif_get_free_queue_number(struct ath10k *ar, u8 pipe)
static void ath10k_pci_hif_dump_area(struct ath10k *ar) static void ath10k_pci_hif_dump_area(struct ath10k *ar)
{ {
u32 reg_dump_area = 0;
u32 reg_dump_values[REG_DUMP_COUNT_QCA988X] = {}; u32 reg_dump_values[REG_DUMP_COUNT_QCA988X] = {};
u32 host_addr;
int ret; int ret;
u32 i; u32 i;
@ -812,21 +843,11 @@ static void ath10k_pci_hif_dump_area(struct ath10k *ar)
ar->hw_params.name, ar->target_version); ar->hw_params.name, ar->target_version);
ath10k_err("firmware version: %s\n", ar->hw->wiphy->fw_version); ath10k_err("firmware version: %s\n", ar->hw->wiphy->fw_version);
host_addr = host_interest_item_address(HI_ITEM(hi_failure_state)); ret = ath10k_pci_diag_read_hi(ar, &reg_dump_values[0],
ret = ath10k_pci_diag_read_mem(ar, host_addr, hi_failure_state,
&reg_dump_area, sizeof(u32)); REG_DUMP_COUNT_QCA988X * sizeof(u32));
if (ret) { if (ret) {
ath10k_err("failed to read FW dump area address: %d\n", ret); ath10k_err("failed to read firmware dump area: %d\n", ret);
return;
}
ath10k_err("target register Dump Location: 0x%08X\n", reg_dump_area);
ret = ath10k_pci_diag_read_mem(ar, reg_dump_area,
&reg_dump_values[0],
REG_DUMP_COUNT_QCA988X * sizeof(u32));
if (ret != 0) {
ath10k_err("failed to read FW dump area: %d\n", ret);
return; return;
} }