AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-11-24 15:11:00 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

dt-bindings: clk: versaclock5: fix 'idt' prefix typos

Browse Source 
'idt' is misspelled 'itd' in a few places, fix it.

Fixes: 34662f6e30 ("dt: Add additional option bindings for IDT VersaClock")
Signed-off-by: Luca Ceresoli <luca@lucaceresoli.net>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20200723074112.3159-2-luca@lucaceresoli.net
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
Luca Ceresoli 2020-07-23 09:41:10 +02:00 committed by Stephen Boyd
parent faf29338f3
commit 3ba72c35cf
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
Documentation/devicetree/bindings/clock/idt,versaclock5.txt
View File

@ -35,7 +35,7 @@ For all output ports, a corresponding, optional child node named OUT1,
OUT2, etc. can represent a each output, and the node can be used to
specify the following:
- itd,mode: can be one of the following:
- idt,mode: can be one of the following:
- VC5_LVPECL
- VC5_CMOS
- VC5_HCSL33
@ -106,7 +106,7 @@ i2c-master-node {
clock-names = "xin";
OUT1 {
itd,mode = <VC5_CMOS>;
idt,mode = <VC5_CMOS>;
idt,voltage-microvolts = <1800000>;
idt,slew-percent = <80>;
};