mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 01:15:16 +07:00
arm64: dts: msm8996: Add UFS PHY reset controller
Add the reset controller for the UFS controller, and wire it up so that the UFS PHY can initialize itself without relying on implicit sequencing between the two drivers. Reviewed-by: Stephen Boyd <swboyd@chromium.org> Signed-off-by: Evan Green <evgreen@chromium.org> Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Signed-off-by: Andy Gross <agross@kernel.org>
This commit is contained in:
parent
a188339ca5
commit
3a2b37b09f
@ -854,10 +854,11 @@ ufsphy: phy@627000 {
|
||||
clock-names = "ref_clk_src", "ref_clk";
|
||||
clocks = <&rpmcc RPM_SMD_LN_BB_CLK>,
|
||||
<&gcc GCC_UFS_CLKREF_CLK>;
|
||||
resets = <&ufshc 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ufshc@624000 {
|
||||
ufshc: ufshc@624000 {
|
||||
compatible = "qcom,ufshc";
|
||||
reg = <0x624000 0x2500>;
|
||||
interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@ -913,6 +914,7 @@ ufshc@624000 {
|
||||
<0 0>;
|
||||
|
||||
lanes-per-direction = <1>;
|
||||
#reset-cells = <1>;
|
||||
status = "disabled";
|
||||
|
||||
ufs_variant {
|
||||
|
Loading…
Reference in New Issue
Block a user