mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
drm/i915/gvt: Add coffeelake platform definition
Add D_CFL for CFL platform. Reviewed-by: Zhenyu Wang <zhenyuw@linux.intel.com> Signed-off-by: Fei Jiang <fei.jiang@intel.com> Signed-off-by: fred gao <fred.gao@intel.com> Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
This commit is contained in:
parent
b007065a0a
commit
36520ed005
@ -57,6 +57,8 @@ unsigned long intel_gvt_get_device_type(struct intel_gvt *gvt)
|
||||
return D_KBL;
|
||||
else if (IS_BROXTON(gvt->dev_priv))
|
||||
return D_BXT;
|
||||
else if (IS_COFFEELAKE(gvt->dev_priv))
|
||||
return D_CFL;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
@ -43,15 +43,16 @@ struct intel_vgpu;
|
||||
#define D_SKL (1 << 1)
|
||||
#define D_KBL (1 << 2)
|
||||
#define D_BXT (1 << 3)
|
||||
#define D_CFL (1 << 4)
|
||||
|
||||
#define D_GEN9PLUS (D_SKL | D_KBL | D_BXT)
|
||||
#define D_GEN8PLUS (D_BDW | D_SKL | D_KBL | D_BXT)
|
||||
#define D_GEN9PLUS (D_SKL | D_KBL | D_BXT | D_CFL)
|
||||
#define D_GEN8PLUS (D_BDW | D_SKL | D_KBL | D_BXT | D_CFL)
|
||||
|
||||
#define D_SKL_PLUS (D_SKL | D_KBL | D_BXT)
|
||||
#define D_BDW_PLUS (D_BDW | D_SKL | D_KBL | D_BXT)
|
||||
#define D_SKL_PLUS (D_SKL | D_KBL | D_BXT | D_CFL)
|
||||
#define D_BDW_PLUS (D_BDW | D_SKL | D_KBL | D_BXT | D_CFL)
|
||||
|
||||
#define D_PRE_SKL (D_BDW)
|
||||
#define D_ALL (D_BDW | D_SKL | D_KBL | D_BXT)
|
||||
#define D_ALL (D_BDW | D_SKL | D_KBL | D_BXT | D_CFL)
|
||||
|
||||
typedef int (*gvt_mmio_func)(struct intel_vgpu *, unsigned int, void *,
|
||||
unsigned int);
|
||||
|
Loading…
Reference in New Issue
Block a user