mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-02 22:36:41 +07:00
video: exynos_dp: Remove sink control to D0
According to DP spec, it is not required in the Link Training procedure. [jg1.han@samsung.com: modified the commit message] Signed-off-by: Sean Paul <seanpaul@chromium.org> Signed-off-by: Jingoo Han <jg1.han@samsung.com>
This commit is contained in:
parent
1cefc1d680
commit
2c95a81032
@ -278,12 +278,6 @@ static int exynos_dp_link_start(struct exynos_dp_device *dp)
|
||||
for (lane = 0; lane < lane_count; lane++)
|
||||
dp->link_train.cr_loop[lane] = 0;
|
||||
|
||||
/* Set sink to D0 (Sink Not Ready) mode. */
|
||||
retval = exynos_dp_write_byte_to_dpcd(dp, DPCD_ADDR_SINK_POWER_STATE,
|
||||
DPCD_SET_POWER_STATE_D0);
|
||||
if (retval)
|
||||
return retval;
|
||||
|
||||
/* Set link rate and count as you want to establish*/
|
||||
exynos_dp_set_link_bandwidth(dp, dp->link_train.link_rate);
|
||||
exynos_dp_set_lane_count(dp, dp->link_train.lane_count);
|
||||
|
Loading…
Reference in New Issue
Block a user