mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-24 03:00:54 +07:00
ASoC: qcom: lpass-ipq806x: fix bitwidth regmap field
[ Upstream commit 1e066a23e76f90c9c39c189fe0dbf7c6e3dd5044 ]
BIT_WIDTH field in I2S_CTL register is two bits wide, however
recent regmap field conversion patch trimmed it down to one bit.
Fix this by correcting the bit range!
Fixes: b5022a36d2
("ASoC: qcom: lpass: Use regmap_field for i2sctl and dmactl registers")
Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
Link: https://lore.kernel.org/r/20210119174700.32639-1-srinivas.kandagatla@linaro.org
Signed-off-by: Mark Brown <broonie@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
02e5a1ee97
commit
2bfc7e605a
@ -131,7 +131,7 @@ static struct lpass_variant ipq806x_data = {
|
||||
.micmode = REG_FIELD_ID(0x0010, 4, 7, 5, 0x4),
|
||||
.micmono = REG_FIELD_ID(0x0010, 3, 3, 5, 0x4),
|
||||
.wssrc = REG_FIELD_ID(0x0010, 2, 2, 5, 0x4),
|
||||
.bitwidth = REG_FIELD_ID(0x0010, 0, 0, 5, 0x4),
|
||||
.bitwidth = REG_FIELD_ID(0x0010, 0, 1, 5, 0x4),
|
||||
|
||||
.rdma_dyncclk = REG_FIELD_ID(0x6000, 12, 12, 4, 0x1000),
|
||||
.rdma_bursten = REG_FIELD_ID(0x6000, 11, 11, 4, 0x1000),
|
||||
|
Loading…
Reference in New Issue
Block a user