mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
drm/amd/display: Fix program pix clk logic to unblock deep color set.
Signed-off-by: Zeyu Fan <Zeyu.Fan@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Harry Wentland <Harry.Wentland@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
8f16f28936
commit
27e947b0e1
@ -854,16 +854,16 @@ static bool dce110_program_pix_clk(
|
||||
if (clock_source->id != CLOCK_SOURCE_ID_EXTERNAL
|
||||
&& pix_clk_params->flags.ENABLE_SS && !dc_is_dp_signal(
|
||||
pix_clk_params->signal_type)) {
|
||||
|
||||
if (!enable_spread_spectrum(clk_src,
|
||||
pix_clk_params->signal_type,
|
||||
pll_settings))
|
||||
return false;
|
||||
/* Resync deep color DTO */
|
||||
dce110_program_pixel_clk_resync(clk_src,
|
||||
pix_clk_params->signal_type,
|
||||
pix_clk_params->color_depth);
|
||||
}
|
||||
/* Resync deep color DTO */
|
||||
dce110_program_pixel_clk_resync(clk_src,
|
||||
pix_clk_params->signal_type,
|
||||
pix_clk_params->color_depth);
|
||||
|
||||
break;
|
||||
case DCE_VERSION_11_2:
|
||||
if (clock_source->id != CLOCK_SOURCE_ID_DP_DTO) {
|
||||
|
Loading…
Reference in New Issue
Block a user