mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
drm/i915/skl: Prefer even dividers for SKL DPLLs
Currently, if an odd divider improves the deviation (minimizes it), we take that divider. The recommendation is to prefer even dividers. v2: Move the check at the right place after having inverted the two for loops in the previous patch. Signed-off-by: Damien Lespiau <damien.lespiau@intel.com> Reviewed-by: Paulo Zanoni <paulo.r.zanoni@intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
parent
dc25381392
commit
267db66345
@ -1317,6 +1317,13 @@ skl_ddi_calculate_wrpll(int clock /* in Hz */,
|
||||
p);
|
||||
}
|
||||
}
|
||||
|
||||
/*
|
||||
* If a solution is found with an even divider, prefer
|
||||
* this one.
|
||||
*/
|
||||
if (d == 0 && ctx.p)
|
||||
break;
|
||||
}
|
||||
|
||||
if (!ctx.p) {
|
||||
|
Loading…
Reference in New Issue
Block a user