mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-03 07:56:42 +07:00
ARM: S3C24XX: transform s3c2416 irqs into new structure
Share the common irq code by simply defining a correct mapping declaration for the s3c2416. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
This commit is contained in:
Heiko Stuebner
Kukjin Kim
parent
4a282dd3b6
commit
20f6c781c7
@ -352,7 +352,8 @@ static int s3c24xx_irq_map(struct irq_domain *h, unsigned int virq,
|
||||
handle_edge_irq);
|
||||
break;
|
||||
case S3C_IRQTYPE_EDGE:
|
||||
if (irq_data->parent_irq)
|
||||
if (irq_data->parent_irq ||
|
||||
intc->reg_pending == S3C2416_SRCPND2)
|
||||
irq_set_chip_and_handler(virq, &s3c_irq_level_chip,
|
||||
handle_edge_irq);
|
||||
else
|
||||
@ -628,273 +629,104 @@ void __init s3c24xx_init_irq(void)
|
||||
}
|
||||
|
||||
#ifdef CONFIG_CPU_S3C2416
|
||||
#define INTMSK(start, end) ((1 << ((end) + 1 - (start))) - 1)
|
||||
|
||||
static inline void s3c2416_irq_demux(unsigned int irq, unsigned int len)
|
||||
{
|
||||
unsigned int subsrc, submsk;
|
||||
unsigned int end;
|
||||
|
||||
/* read the current pending interrupts, and the mask
|
||||
* for what it is available */
|
||||
|
||||
subsrc = __raw_readl(S3C2410_SUBSRCPND);
|
||||
submsk = __raw_readl(S3C2410_INTSUBMSK);
|
||||
|
||||
subsrc &= ~submsk;
|
||||
subsrc >>= (irq - S3C2410_IRQSUB(0));
|
||||
subsrc &= (1 << len)-1;
|
||||
|
||||
end = len + irq;
|
||||
|
||||
for (; irq < end && subsrc; irq++) {
|
||||
if (subsrc & 1)
|
||||
generic_handle_irq(irq);
|
||||
|
||||
subsrc >>= 1;
|
||||
}
|
||||
}
|
||||
|
||||
/* WDT/AC97 sub interrupts */
|
||||
|
||||
static void s3c2416_irq_demux_wdtac97(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2416_irq_demux(IRQ_S3C2443_WDT, 4);
|
||||
}
|
||||
|
||||
#define INTMSK_WDTAC97 (1UL << (IRQ_WDT - IRQ_EINT0))
|
||||
#define SUBMSK_WDTAC97 INTMSK(IRQ_S3C2443_WDT, IRQ_S3C2443_AC97)
|
||||
|
||||
static void s3c2416_irq_wdtac97_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_WDTAC97, SUBMSK_WDTAC97);
|
||||
}
|
||||
|
||||
static void s3c2416_irq_wdtac97_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_WDTAC97);
|
||||
}
|
||||
|
||||
static void s3c2416_irq_wdtac97_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_WDTAC97, SUBMSK_WDTAC97);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2416_irq_wdtac97 = {
|
||||
.irq_mask = s3c2416_irq_wdtac97_mask,
|
||||
.irq_unmask = s3c2416_irq_wdtac97_unmask,
|
||||
.irq_ack = s3c2416_irq_wdtac97_ack,
|
||||
static struct s3c_irq_data init_s3c2416base[32] = {
|
||||
{ .type = S3C_IRQTYPE_EINT, }, /* EINT0 */
|
||||
{ .type = S3C_IRQTYPE_EINT, }, /* EINT1 */
|
||||
{ .type = S3C_IRQTYPE_EINT, }, /* EINT2 */
|
||||
{ .type = S3C_IRQTYPE_EINT, }, /* EINT3 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, }, /* EINT4to7 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, }, /* EINT8to23 */
|
||||
{ .type = S3C_IRQTYPE_NONE, }, /* reserved */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* nBATT_FLT */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* TICK */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, }, /* WDT/AC97 */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* TIMER0 */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* TIMER1 */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* TIMER2 */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* TIMER3 */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* TIMER4 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, }, /* UART2 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, }, /* LCD */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, }, /* DMA */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, }, /* UART3 */
|
||||
{ .type = S3C_IRQTYPE_NONE, }, /* reserved */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* SDI1 */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* SDI0 */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* SPI0 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, }, /* UART1 */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* NAND */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* USBD */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* USBH */
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* IIC */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, }, /* UART0 */
|
||||
{ .type = S3C_IRQTYPE_NONE, },
|
||||
{ .type = S3C_IRQTYPE_EDGE, }, /* RTC */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, }, /* ADCPARENT */
|
||||
};
|
||||
|
||||
/* LCD sub interrupts */
|
||||
|
||||
static void s3c2416_irq_demux_lcd(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2416_irq_demux(IRQ_S3C2443_LCD1, 4);
|
||||
}
|
||||
|
||||
#define INTMSK_LCD (1UL << (IRQ_LCD - IRQ_EINT0))
|
||||
#define SUBMSK_LCD INTMSK(IRQ_S3C2443_LCD1, IRQ_S3C2443_LCD4)
|
||||
|
||||
static void s3c2416_irq_lcd_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_LCD, SUBMSK_LCD);
|
||||
}
|
||||
|
||||
static void s3c2416_irq_lcd_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_LCD);
|
||||
}
|
||||
|
||||
static void s3c2416_irq_lcd_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_LCD, SUBMSK_LCD);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2416_irq_lcd = {
|
||||
.irq_mask = s3c2416_irq_lcd_mask,
|
||||
.irq_unmask = s3c2416_irq_lcd_unmask,
|
||||
.irq_ack = s3c2416_irq_lcd_ack,
|
||||
static struct s3c_irq_data init_s3c2416subint[32] = {
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 28 }, /* UART0-RX */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 28 }, /* UART0-TX */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 28 }, /* UART0-ERR */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 23 }, /* UART1-RX */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 23 }, /* UART1-TX */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 23 }, /* UART1-ERR */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 15 }, /* UART2-RX */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 15 }, /* UART2-TX */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 15 }, /* UART2-ERR */
|
||||
{ .type = S3C_IRQTYPE_EDGE, .parent_irq = 31 }, /* TC */
|
||||
{ .type = S3C_IRQTYPE_EDGE, .parent_irq = 31 }, /* ADC */
|
||||
{ .type = S3C_IRQTYPE_NONE }, /* reserved */
|
||||
{ .type = S3C_IRQTYPE_NONE }, /* reserved */
|
||||
{ .type = S3C_IRQTYPE_NONE }, /* reserved */
|
||||
{ .type = S3C_IRQTYPE_NONE }, /* reserved */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 16 }, /* LCD2 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 16 }, /* LCD3 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 16 }, /* LCD4 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 17 }, /* DMA0 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 17 }, /* DMA1 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 17 }, /* DMA2 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 17 }, /* DMA3 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 17 }, /* DMA4 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 17 }, /* DMA5 */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 18 }, /* UART3-RX */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 18 }, /* UART3-TX */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 18 }, /* UART3-ERR */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 9 }, /* WDT */
|
||||
{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 9 }, /* AC97 */
|
||||
};
|
||||
|
||||
/* DMA sub interrupts */
|
||||
|
||||
static void s3c2416_irq_demux_dma(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2416_irq_demux(IRQ_S3C2443_DMA0, 6);
|
||||
}
|
||||
|
||||
#define INTMSK_DMA (1UL << (IRQ_S3C2443_DMA - IRQ_EINT0))
|
||||
#define SUBMSK_DMA INTMSK(IRQ_S3C2443_DMA0, IRQ_S3C2443_DMA5)
|
||||
|
||||
|
||||
static void s3c2416_irq_dma_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_DMA, SUBMSK_DMA);
|
||||
}
|
||||
|
||||
static void s3c2416_irq_dma_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_DMA);
|
||||
}
|
||||
|
||||
static void s3c2416_irq_dma_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_DMA, SUBMSK_DMA);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2416_irq_dma = {
|
||||
.irq_mask = s3c2416_irq_dma_mask,
|
||||
.irq_unmask = s3c2416_irq_dma_unmask,
|
||||
.irq_ack = s3c2416_irq_dma_ack,
|
||||
static struct s3c_irq_data init_s3c2416_second[32] = {
|
||||
{ .type = S3C_IRQTYPE_EDGE }, /* 2D */
|
||||
{ .type = S3C_IRQTYPE_EDGE }, /* IIC1 */
|
||||
{ .type = S3C_IRQTYPE_NONE }, /* reserved */
|
||||
{ .type = S3C_IRQTYPE_NONE }, /* reserved */
|
||||
{ .type = S3C_IRQTYPE_EDGE }, /* PCM0 */
|
||||
{ .type = S3C_IRQTYPE_EDGE }, /* PCM1 */
|
||||
{ .type = S3C_IRQTYPE_EDGE }, /* I2S0 */
|
||||
{ .type = S3C_IRQTYPE_EDGE }, /* I2S1 */
|
||||
};
|
||||
|
||||
/* UART3 sub interrupts */
|
||||
|
||||
static void s3c2416_irq_demux_uart3(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2416_irq_demux(IRQ_S3C2443_RX3, 3);
|
||||
}
|
||||
|
||||
#define INTMSK_UART3 (1UL << (IRQ_S3C2443_UART3 - IRQ_EINT0))
|
||||
#define SUBMSK_UART3 (0x7 << (IRQ_S3C2443_RX3 - S3C2410_IRQSUB(0)))
|
||||
|
||||
static void s3c2416_irq_uart3_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_UART3, SUBMSK_UART3);
|
||||
}
|
||||
|
||||
static void s3c2416_irq_uart3_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_UART3);
|
||||
}
|
||||
|
||||
static void s3c2416_irq_uart3_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_UART3, SUBMSK_UART3);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2416_irq_uart3 = {
|
||||
.irq_mask = s3c2416_irq_uart3_mask,
|
||||
.irq_unmask = s3c2416_irq_uart3_unmask,
|
||||
.irq_ack = s3c2416_irq_uart3_ack,
|
||||
};
|
||||
|
||||
/* second interrupt register */
|
||||
|
||||
static inline void s3c2416_irq_ack_second(struct irq_data *data)
|
||||
{
|
||||
unsigned long bitval = 1UL << (data->irq - IRQ_S3C2416_2D);
|
||||
|
||||
__raw_writel(bitval, S3C2416_SRCPND2);
|
||||
__raw_writel(bitval, S3C2416_INTPND2);
|
||||
}
|
||||
|
||||
static void s3c2416_irq_mask_second(struct irq_data *data)
|
||||
{
|
||||
unsigned long bitval = 1UL << (data->irq - IRQ_S3C2416_2D);
|
||||
unsigned long mask;
|
||||
|
||||
mask = __raw_readl(S3C2416_INTMSK2);
|
||||
mask |= bitval;
|
||||
__raw_writel(mask, S3C2416_INTMSK2);
|
||||
}
|
||||
|
||||
static void s3c2416_irq_unmask_second(struct irq_data *data)
|
||||
{
|
||||
unsigned long bitval = 1UL << (data->irq - IRQ_S3C2416_2D);
|
||||
unsigned long mask;
|
||||
|
||||
mask = __raw_readl(S3C2416_INTMSK2);
|
||||
mask &= ~bitval;
|
||||
__raw_writel(mask, S3C2416_INTMSK2);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2416_irq_second = {
|
||||
.irq_ack = s3c2416_irq_ack_second,
|
||||
.irq_mask = s3c2416_irq_mask_second,
|
||||
.irq_unmask = s3c2416_irq_unmask_second,
|
||||
};
|
||||
|
||||
|
||||
/* IRQ initialisation code */
|
||||
|
||||
static int s3c2416_add_sub(unsigned int base,
|
||||
void (*demux)(unsigned int,
|
||||
struct irq_desc *),
|
||||
struct irq_chip *chip,
|
||||
unsigned int start, unsigned int end)
|
||||
{
|
||||
unsigned int irqno;
|
||||
|
||||
irq_set_chip_and_handler(base, &s3c_irq_level_chip, handle_level_irq);
|
||||
irq_set_chained_handler(base, demux);
|
||||
|
||||
for (irqno = start; irqno <= end; irqno++) {
|
||||
irq_set_chip_and_handler(irqno, chip, handle_level_irq);
|
||||
set_irq_flags(irqno, IRQF_VALID);
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void s3c2416_irq_add_second(void)
|
||||
{
|
||||
unsigned long pend;
|
||||
unsigned long last;
|
||||
int irqno;
|
||||
int i;
|
||||
|
||||
/* first, clear all interrupts pending... */
|
||||
last = 0;
|
||||
for (i = 0; i < 4; i++) {
|
||||
pend = __raw_readl(S3C2416_INTPND2);
|
||||
|
||||
if (pend == 0 || pend == last)
|
||||
break;
|
||||
|
||||
__raw_writel(pend, S3C2416_SRCPND2);
|
||||
__raw_writel(pend, S3C2416_INTPND2);
|
||||
printk(KERN_INFO "irq: clearing pending status %08x\n",
|
||||
(int)pend);
|
||||
last = pend;
|
||||
}
|
||||
|
||||
for (irqno = IRQ_S3C2416_2D; irqno <= IRQ_S3C2416_I2S1; irqno++) {
|
||||
switch (irqno) {
|
||||
case IRQ_S3C2416_RESERVED2:
|
||||
case IRQ_S3C2416_RESERVED3:
|
||||
/* no IRQ here */
|
||||
break;
|
||||
default:
|
||||
irq_set_chip_and_handler(irqno, &s3c2416_irq_second,
|
||||
handle_edge_irq);
|
||||
set_irq_flags(irqno, IRQF_VALID);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
void __init s3c2416_init_irq(void)
|
||||
{
|
||||
struct s3c_irq_intc *main_intc;
|
||||
|
||||
pr_info("S3C2416: IRQ Support\n");
|
||||
|
||||
s3c24xx_init_irq();
|
||||
#ifdef CONFIG_FIQ
|
||||
init_FIQ(FIQ_START);
|
||||
#endif
|
||||
|
||||
s3c2416_add_sub(IRQ_LCD, s3c2416_irq_demux_lcd, &s3c2416_irq_lcd,
|
||||
IRQ_S3C2443_LCD2, IRQ_S3C2443_LCD4);
|
||||
main_intc = s3c24xx_init_intc(NULL, &init_s3c2416base[0], NULL, 0x4a000000);
|
||||
if (IS_ERR(main_intc)) {
|
||||
pr_err("irq: could not create main interrupt controller\n");
|
||||
return;
|
||||
}
|
||||
|
||||
s3c2416_add_sub(IRQ_S3C2443_DMA, s3c2416_irq_demux_dma,
|
||||
&s3c2416_irq_dma, IRQ_S3C2443_DMA0, IRQ_S3C2443_DMA5);
|
||||
s3c24xx_init_intc(NULL, &init_eint[0], main_intc, 0x560000a4);
|
||||
s3c24xx_init_intc(NULL, &init_s3c2416subint[0], main_intc, 0x4a000018);
|
||||
|
||||
s3c2416_add_sub(IRQ_S3C2443_UART3, s3c2416_irq_demux_uart3,
|
||||
&s3c2416_irq_uart3,
|
||||
IRQ_S3C2443_RX3, IRQ_S3C2443_ERR3);
|
||||
|
||||
s3c2416_add_sub(IRQ_WDT, s3c2416_irq_demux_wdtac97,
|
||||
&s3c2416_irq_wdtac97,
|
||||
IRQ_S3C2443_WDT, IRQ_S3C2443_AC97);
|
||||
|
||||
s3c2416_irq_add_second();
|
||||
s3c24xx_init_intc(NULL, &init_s3c2416_second[0], NULL, 0x4a000040);
|
||||
}
|
||||
|
||||
#endif
|
||||
|
||||
Loading…
Reference in New Issue
Block a user