mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 15:04:25 +07:00
ARM: dts: imx7ulp: add HSRUN mode clocks
i.MX7ULP can switch CPU between RUN mode and HSRUN mode by programming SMC1 register, different clock sources will be used for CPU in different modes, so SMC1 can be abstracted as a clock controller for CPU clock switch, this patch adds support for it. Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
parent
bfeffd1552
commit
13c033bc63
@ -199,9 +199,13 @@ pcc2: clock-controller@403f0000 {
|
||||
assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>;
|
||||
};
|
||||
|
||||
smc1: smc1@40410000 {
|
||||
smc1: clock-controller@40410000 {
|
||||
compatible = "fsl,imx7ulp-smc1";
|
||||
reg = <0x40410000 0x1000>;
|
||||
#clock-cells = <1>;
|
||||
clocks = <&scg1 IMX7ULP_CLK_CORE_DIV>,
|
||||
<&scg1 IMX7ULP_CLK_HSRUN_CORE_DIV>;
|
||||
clock-names = "divcore", "hsrun_divcore";
|
||||
};
|
||||
|
||||
pcc3: clock-controller@40b30000 {
|
||||
|
Loading…
Reference in New Issue
Block a user