mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 02:36:49 +07:00
ARM: tegra: Device tree changes for v5.6-rc1
This adds memory timings for the PAZ100 and does some minor cleanup for the external memory controller device tree node on Tegra124. -----BEGIN PGP SIGNATURE----- iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAl4ZDK0THHRyZWRpbmdA bnZpZGlhLmNvbQAKCRDdI6zXfz6zod47D/0UOgLf3UoDRORRNjS8X6cRf1cVXLSL 7tMf/U+5uusRWuZAZri4MfEKLA/pKbsEpHkGJvyFHb4lI8PX7sATZlM7dwoxo1VW SwjsUKLBmtWhxamrVMxHFzwnSO+oiEZcDV4CZCsXyfiQlcfSQDStB4OpV1BXds0R S+XPUNRJ4ojMvTMPYb0jZgGnfH54M7GAMUAqtKK4XsHn/GGviMNw2xTF1CYuIe+t pQsKkElO4n7QAGw9DYXTHJiOthI8ZWkGWqG9/Pzim/UWjkm2g41OuMbBoP/rM06L BnN6MuXrwM2kIn/Blm+d2xohp4Nvd3KZz2UdxPvue+148SpYyFaXJaetKxafDA1J 8fzfwqIsBMW5yrUsQdR0G0sbl96YWxmu1h54FPLTG08tpOXP9ilz+YFa22NiqAoj KQ3xisbqrmcVrmOyGhs/IjbbDwM2lfhlOJ7O5AbhtxyrKRg1Qq4avvcf/8BNGi4B w+zjmr3Ri8LMvVZ3FdlVcDZOEUDMWCfVkefQIjCSTsWTWgQnvR9UoE7DOArEXHxB UXOczs4HrLoN3YAvRFfkjJWWfBhjqsDJrKzElHqyc2kV/SILzrUnrRHI79Q7jI/M 0W/u+ha1CNPzsNZ+eXipoSu4Ta1beUo7zj2z5cGiXKZjrYiwC3vrA5WlabbafEii sVFGVaAVSLvFgA== =U9nh -----END PGP SIGNATURE----- Merge tag 'tegra-for-5.6-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/dt ARM: tegra: Device tree changes for v5.6-rc1 This adds memory timings for the PAZ100 and does some minor cleanup for the external memory controller device tree node on Tegra124. * tag 'tegra-for-5.6-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: ARM: dts: tegra20: paz00: Add memory timings ARM: tegra: Rename EMC on Tegra124 ARM: tegra: Let the EMC hardware use the EMC clock Link: https://lore.kernel.org/r/20200111003553.2411874-6-thierry.reding@gmail.com Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
commit
12c5beb980
@ -84,7 +84,7 @@ timing-924000000 {
|
||||
};
|
||||
};
|
||||
|
||||
emc@7001b000 {
|
||||
external-memory-controller@7001b000 {
|
||||
emc-timings-1 {
|
||||
nvidia,ram-code = <1>;
|
||||
|
||||
|
@ -79,7 +79,7 @@ timing-924000000 {
|
||||
};
|
||||
};
|
||||
|
||||
emc@7001b000 {
|
||||
external-memory-controller@7001b000 {
|
||||
emc-timings-3 {
|
||||
nvidia,ram-code = <3>;
|
||||
|
||||
|
@ -219,7 +219,7 @@ timing-792000000 {
|
||||
};
|
||||
};
|
||||
|
||||
emc@7001b000 {
|
||||
external-memory-controller@7001b000 {
|
||||
emc-timings-1 {
|
||||
nvidia,ram-code = <1>;
|
||||
|
||||
|
@ -68,7 +68,7 @@ timing-792000000 {
|
||||
};
|
||||
};
|
||||
|
||||
emc@7001b000 {
|
||||
external-memory-controller@7001b000 {
|
||||
emc-timings-1 {
|
||||
nvidia,ram-code = <1>;
|
||||
|
||||
|
@ -622,9 +622,11 @@ mc: memory-controller@70019000 {
|
||||
#iommu-cells = <1>;
|
||||
};
|
||||
|
||||
emc: emc@7001b000 {
|
||||
emc: external-memory-controller@7001b000 {
|
||||
compatible = "nvidia,tegra124-emc";
|
||||
reg = <0x0 0x7001b000 0x0 0x1000>;
|
||||
clocks = <&tegra_car TEGRA124_CLK_EMC>;
|
||||
clock-names = "emc";
|
||||
|
||||
nvidia,memory-controller = <&mc>;
|
||||
};
|
||||
|
@ -311,6 +311,52 @@ nvec@7000c500 {
|
||||
reset-names = "i2c";
|
||||
};
|
||||
|
||||
memory-controller@7000f400 {
|
||||
nvidia,use-ram-code;
|
||||
|
||||
emc-tables@hynix {
|
||||
nvidia,ram-code = <0x0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
emc-table@166500 {
|
||||
reg = <166500>;
|
||||
compatible = "nvidia,tegra20-emc-table";
|
||||
clock-frequency = <166500>;
|
||||
nvidia,emc-registers = <0x0000000a 0x00000016
|
||||
0x00000008 0x00000003 0x00000004 0x00000004
|
||||
0x00000002 0x0000000c 0x00000003 0x00000003
|
||||
0x00000002 0x00000001 0x00000004 0x00000005
|
||||
0x00000004 0x00000009 0x0000000d 0x000004df
|
||||
0x00000000 0x00000003 0x00000003 0x00000003
|
||||
0x00000003 0x00000001 0x0000000a 0x000000c8
|
||||
0x00000003 0x00000006 0x00000004 0x00000008
|
||||
0x00000002 0x00000000 0x00000000 0x00000002
|
||||
0x00000000 0x00000000 0x00000083 0xe03b0323
|
||||
0x007fe010 0x00001414 0x00000000 0x00000000
|
||||
0x00000000 0x00000000 0x00000000 0x00000000>;
|
||||
};
|
||||
|
||||
emc-table@333000 {
|
||||
reg = <333000>;
|
||||
compatible = "nvidia,tegra20-emc-table";
|
||||
clock-frequency = <333000>;
|
||||
nvidia,emc-registers = <0x00000018 0x00000033
|
||||
0x00000012 0x00000004 0x00000004 0x00000005
|
||||
0x00000003 0x0000000c 0x00000006 0x00000006
|
||||
0x00000003 0x00000001 0x00000004 0x00000005
|
||||
0x00000004 0x00000009 0x0000000d 0x00000bff
|
||||
0x00000000 0x00000003 0x00000003 0x00000006
|
||||
0x00000006 0x00000001 0x00000011 0x000000c8
|
||||
0x00000003 0x0000000e 0x00000007 0x00000008
|
||||
0x00000002 0x00000000 0x00000000 0x00000002
|
||||
0x00000000 0x00000000 0x00000083 0xf0440303
|
||||
0x007fe010 0x00001414 0x00000000 0x00000000
|
||||
0x00000000 0x00000000 0x00000000 0x00000000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
i2c@7000d000 {
|
||||
status = "okay";
|
||||
clock-frequency = <400000>;
|
||||
|
Loading…
Reference in New Issue
Block a user