mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 14:27:36 +07:00
drm/i915: Dump ddi_pll_sel in hex instead of decimal on HSW/BDW
On HSW/BDW ddi_pll_sel is the actual register value. Let's dump it in hex so that people migth actually understand what it says. Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: http://patchwork.freedesktop.org/patch/msgid/1455738073-14502-2-git-send-email-ville.syrjala@linux.intel.com Reviewed-by: Imre Deak <imre.deak@intel.com>
This commit is contained in:
parent
2d7a215f8b
commit
1260f07e3e
@ -12304,7 +12304,7 @@ static void intel_dump_pipe_config(struct intel_crtc *crtc,
|
|||||||
pipe_config->dpll_hw_state.cfgcr1,
|
pipe_config->dpll_hw_state.cfgcr1,
|
||||||
pipe_config->dpll_hw_state.cfgcr2);
|
pipe_config->dpll_hw_state.cfgcr2);
|
||||||
} else if (HAS_DDI(dev)) {
|
} else if (HAS_DDI(dev)) {
|
||||||
DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: wrpll: 0x%x spll: 0x%x\n",
|
DRM_DEBUG_KMS("ddi_pll_sel: 0x%x; dpll_hw_state: wrpll: 0x%x spll: 0x%x\n",
|
||||||
pipe_config->ddi_pll_sel,
|
pipe_config->ddi_pll_sel,
|
||||||
pipe_config->dpll_hw_state.wrpll,
|
pipe_config->dpll_hw_state.wrpll,
|
||||||
pipe_config->dpll_hw_state.spll);
|
pipe_config->dpll_hw_state.spll);
|
||||||
|
Loading…
Reference in New Issue
Block a user