mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-18 13:46:15 +07:00
sis7019: increase reset delays
A few boards using this controller are reported to need a little extra time during their reset cycle. Reported-by: Michael Goeke <michael.goeke@icachip.de> Signed-off-by: Dave Dillow <dave@thedillows.org> Signed-off-by: Jaroslav Kysela <perex@perex.cz>
This commit is contained in:
parent
3a3d5fd125
commit
08b4509889
@ -1049,7 +1049,7 @@ static int sis_chip_free(struct sis7019 *sis)
|
|||||||
/* Reset the chip, and disable all interrputs.
|
/* Reset the chip, and disable all interrputs.
|
||||||
*/
|
*/
|
||||||
outl(SIS_GCR_SOFTWARE_RESET, sis->ioport + SIS_GCR);
|
outl(SIS_GCR_SOFTWARE_RESET, sis->ioport + SIS_GCR);
|
||||||
udelay(10);
|
udelay(25);
|
||||||
outl(0, sis->ioport + SIS_GCR);
|
outl(0, sis->ioport + SIS_GCR);
|
||||||
outl(0, sis->ioport + SIS_GIER);
|
outl(0, sis->ioport + SIS_GIER);
|
||||||
|
|
||||||
@ -1085,7 +1085,7 @@ static int sis_chip_init(struct sis7019 *sis)
|
|||||||
/* Reset the audio controller
|
/* Reset the audio controller
|
||||||
*/
|
*/
|
||||||
outl(SIS_GCR_SOFTWARE_RESET, io + SIS_GCR);
|
outl(SIS_GCR_SOFTWARE_RESET, io + SIS_GCR);
|
||||||
udelay(10);
|
udelay(25);
|
||||||
outl(0, io + SIS_GCR);
|
outl(0, io + SIS_GCR);
|
||||||
|
|
||||||
/* Get the AC-link semaphore, and reset the codecs
|
/* Get the AC-link semaphore, and reset the codecs
|
||||||
@ -1098,7 +1098,7 @@ static int sis_chip_init(struct sis7019 *sis)
|
|||||||
return -EIO;
|
return -EIO;
|
||||||
|
|
||||||
outl(SIS_AC97_CMD_CODEC_COLD_RESET, io + SIS_AC97_CMD);
|
outl(SIS_AC97_CMD_CODEC_COLD_RESET, io + SIS_AC97_CMD);
|
||||||
udelay(10);
|
udelay(250);
|
||||||
|
|
||||||
count = 0xffff;
|
count = 0xffff;
|
||||||
while ((inw(io + SIS_AC97_STATUS) & SIS_AC97_STATUS_BUSY) && --count)
|
while ((inw(io + SIS_AC97_STATUS) & SIS_AC97_STATUS_BUSY) && --count)
|
||||||
|
Loading…
Reference in New Issue
Block a user