AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-02 05:46:47 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

mfd: twl-core: No need to check for invalid subchip ID

Browse Source 
The module id table no longer can have invalid/unused entries.
No need for checking the ID for validity.

Signed-off-by: Peter Ujfalusi <peter.ujfalusi@ti.com>
Signed-off-by: Samuel Ortiz <sameo@linux.intel.com>
This commit is contained in:
Peter Ujfalusi 2013-01-16 14:53:51 +01:00 committed by Samuel Ortiz
parent 5d4e9bd79a
commit 050cde1363
1 changed files with 2 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
drivers/mfd/twl-core.c
View File

@ -72,7 +72,6 @@
#define SUB_CHIP_ID1 1 #define SUB_CHIP_ID1 1
#define SUB_CHIP_ID2 2 #define SUB_CHIP_ID2 2
#define SUB_CHIP_ID3 3 #define SUB_CHIP_ID3 3
#define SUB_CHIP_ID_INVAL 0xff
/* Base Address defns for twl4030_map[] */ /* Base Address defns for twl4030_map[] */
@ -326,12 +325,8 @@ int twl_i2c_write(u8 mod_no, u8 *value, u8 reg, unsigned num_bytes)
pr_err("%s: not initialized\n", DRIVER_NAME); pr_err("%s: not initialized\n", DRIVER_NAME);
return -EPERM; return -EPERM;
} }
sid = twl_map[mod_no].sid; sid = twl_map[mod_no].sid;
if (unlikely(sid == SUB_CHIP_ID_INVAL)) {
pr_err("%s: module %d is not part of the pmic\n",
DRIVER_NAME, mod_no);
return -EINVAL;
}
twl = &twl_modules[sid]; twl = &twl_modules[sid];
ret = regmap_bulk_write(twl->regmap, twl_map[mod_no].base + reg, ret = regmap_bulk_write(twl->regmap, twl_map[mod_no].base + reg,
@ -368,12 +363,8 @@ int twl_i2c_read(u8 mod_no, u8 *value, u8 reg, unsigned num_bytes)
pr_err("%s: not initialized\n", DRIVER_NAME); pr_err("%s: not initialized\n", DRIVER_NAME);
return -EPERM; return -EPERM;
} }
sid = twl_map[mod_no].sid; sid = twl_map[mod_no].sid;
if (unlikely(sid == SUB_CHIP_ID_INVAL)) {
pr_err("%s: module %d is not part of the pmic\n",
DRIVER_NAME, mod_no);
return -EINVAL;
}
twl = &twl_modules[sid]; twl = &twl_modules[sid];
ret = regmap_bulk_read(twl->regmap, twl_map[mod_no].base + reg, ret = regmap_bulk_read(twl->regmap, twl_map[mod_no].base + reg,