AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-23 03:23:47 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

ARM: dts: exynos: Remove obsolete clock properties from power domains

Browse Source 
Handling of special clock operations on power domain on/off sequences
has been moved to respective Exynos clock controller drivers and clock
properties have been marked as deprecated. Remove all clock properties
from existing Exynos power domain nodes, as they are no longer used.

Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
This commit is contained in:
Marek Szyprowski 2018-03-06 15:33:12 +01:00 committed by Krzysztof Kozlowski
parent c31a9a6495
commit 013fdd1ea0
2 changed files with 0 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm/boot/dts/exynos5250.dtsi
View File

@ -132,10 +132,6 @@ pd_disp1: power-domain@100440a0 {
reg = <0x100440A0 0x20>;
#power-domain-cells = <0>;
label = "DISP1";
clocks = <&clock CLK_FIN_PLL>,
<&clock CLK_MOUT_ACLK200_DISP1_SUB>,
<&clock CLK_MOUT_ACLK300_DISP1_SUB>;
clock-names = "oscclk", "clk0", "clk1";
};
pd_mau: power-domain@100440c0 {

14
arch/arm/boot/dts/exynos5420.dtsi
View File

@ -276,10 +276,6 @@ gsc_pd: power-domain@10044000 {
reg = <0x10044000 0x20>;
#power-domain-cells = <0>;
label = "GSC";
clocks = <&clock CLK_FIN_PLL>,
<&clock CLK_MOUT_USER_ACLK300_GSCL>,
<&clock CLK_GSCL0>, <&clock CLK_GSCL1>;
clock-names = "oscclk", "clk0", "asb0", "asb1";
};
isp_pd: power-domain@10044020 {
@ -292,10 +288,6 @@ isp_pd: power-domain@10044020 {
mfc_pd: power-domain@10044060 {
compatible = "samsung,exynos4210-pd";
reg = <0x10044060 0x20>;
clocks = <&clock CLK_FIN_PLL>,
<&clock CLK_MOUT_USER_ACLK333>,
<&clock CLK_ACLK333>;
clock-names = "oscclk", "clk0","asb0";
#power-domain-cells = <0>;
label = "MFC";
};
@ -312,12 +304,6 @@ disp_pd: power-domain@100440c0 {
reg = <0x100440C0 0x20>;
#power-domain-cells = <0>;
label = "DISP";
clocks = <&clock CLK_FIN_PLL>,
<&clock CLK_MOUT_USER_ACLK200_DISP1>,
<&clock CLK_MOUT_USER_ACLK300_DISP1>,
<&clock CLK_MOUT_USER_ACLK400_DISP1>,
<&clock CLK_FIMD1>, <&clock CLK_MIXER>;
clock-names = "oscclk", "clk0", "clk1", "clk2", "asb0", "asb1";
};
mau_pd: power-domain@100440e0 {