AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2025-01-19 02:27:51 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

clk: rockchip: add sclk_timer5 as critical clock on rk3128

Browse Source 
sclk_timer5 is for arm arch counter, so need always on.
but no dts node to handle this clk, so make it as critical clock

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
This commit is contained in:
Elaine Zhang 2017-09-01 10:01:46 +08:00 committed by Heiko Stuebner
parent a4eb286565
commit 00e6751ffc
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
drivers/clk/rockchip/clk-rk3128.c
View File

@ -578,6 +578,7 @@ static const char *const rk3128_critical_clocks[] __initconst = {
"hclk_peri", "hclk_peri",
"pclk_peri", "pclk_peri",
"pclk_pmu", "pclk_pmu",
"sclk_timer5",
}; };
static struct rockchip_clk_provider *__init rk3128_common_clk_init(struct device_node *np) static struct rockchip_clk_provider *__init rk3128_common_clk_init(struct device_node *np)