2009-05-30 20:00:17 +07:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2008 ARM Limited
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
|
|
|
* MA 02110-1301, USA.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __MACH_IRQS_PB11MP_H
|
|
|
|
|
#define __MACH_IRQS_PB11MP_H
|
|
|
|
|
|
2015-11-25 23:32:23 +07:00
|
|
|
#define IRQ_LOCALTIMER 29
|
2009-05-30 20:00:17 +07:00
|
|
|
#define IRQ_TC11MP_GIC_START 32
|
|
|
|
|
#define IRQ_PB11MP_GIC_START 64
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* ARM11MPCore test chip interrupt sources (primary GIC on the test chip)
|
|
|
|
|
*/
|
|
|
|
|
#define IRQ_TC11MP_AACI (IRQ_TC11MP_GIC_START + 0)
|
|
|
|
|
#define IRQ_TC11MP_TIMER0_1 (IRQ_TC11MP_GIC_START + 1)
|
|
|
|
|
#define IRQ_TC11MP_TIMER2_3 (IRQ_TC11MP_GIC_START + 2)
|
|
|
|
|
#define IRQ_TC11MP_USB (IRQ_TC11MP_GIC_START + 3)
|
|
|
|
|
#define IRQ_TC11MP_UART0 (IRQ_TC11MP_GIC_START + 4)
|
|
|
|
|
#define IRQ_TC11MP_UART1 (IRQ_TC11MP_GIC_START + 5)
|
|
|
|
|
#define IRQ_TC11MP_RTC (IRQ_TC11MP_GIC_START + 6)
|
|
|
|
|
#define IRQ_TC11MP_KMI0 (IRQ_TC11MP_GIC_START + 7)
|
|
|
|
|
#define IRQ_TC11MP_KMI1 (IRQ_TC11MP_GIC_START + 8)
|
|
|
|
|
#define IRQ_TC11MP_ETH (IRQ_TC11MP_GIC_START + 9)
|
|
|
|
|
#define IRQ_TC11MP_PB_IRQ1 (IRQ_TC11MP_GIC_START + 10) /* main GIC */
|
|
|
|
|
#define IRQ_TC11MP_PB_IRQ2 (IRQ_TC11MP_GIC_START + 11) /* tile GIC */
|
|
|
|
|
#define IRQ_TC11MP_PB_FIQ1 (IRQ_TC11MP_GIC_START + 12) /* main GIC */
|
|
|
|
|
#define IRQ_TC11MP_PB_FIQ2 (IRQ_TC11MP_GIC_START + 13) /* tile GIC */
|
|
|
|
|
#define IRQ_TC11MP_MMCI0A (IRQ_TC11MP_GIC_START + 14)
|
|
|
|
|
#define IRQ_TC11MP_MMCI0B (IRQ_TC11MP_GIC_START + 15)
|
|
|
|
|
|
|
|
|
|
#define IRQ_TC11MP_PMU_CPU0 (IRQ_TC11MP_GIC_START + 17)
|
|
|
|
|
#define IRQ_TC11MP_PMU_CPU1 (IRQ_TC11MP_GIC_START + 18)
|
|
|
|
|
#define IRQ_TC11MP_PMU_CPU2 (IRQ_TC11MP_GIC_START + 19)
|
|
|
|
|
#define IRQ_TC11MP_PMU_CPU3 (IRQ_TC11MP_GIC_START + 20)
|
|
|
|
|
#define IRQ_TC11MP_PMU_SCU0 (IRQ_TC11MP_GIC_START + 21)
|
|
|
|
|
#define IRQ_TC11MP_PMU_SCU1 (IRQ_TC11MP_GIC_START + 22)
|
|
|
|
|
#define IRQ_TC11MP_PMU_SCU2 (IRQ_TC11MP_GIC_START + 23)
|
|
|
|
|
#define IRQ_TC11MP_PMU_SCU3 (IRQ_TC11MP_GIC_START + 24)
|
|
|
|
|
#define IRQ_TC11MP_PMU_SCU4 (IRQ_TC11MP_GIC_START + 25)
|
|
|
|
|
#define IRQ_TC11MP_PMU_SCU5 (IRQ_TC11MP_GIC_START + 26)
|
|
|
|
|
#define IRQ_TC11MP_PMU_SCU6 (IRQ_TC11MP_GIC_START + 27)
|
|
|
|
|
#define IRQ_TC11MP_PMU_SCU7 (IRQ_TC11MP_GIC_START + 28)
|
|
|
|
|
|
|
|
|
|
#define IRQ_TC11MP_L220_EVENT (IRQ_TC11MP_GIC_START + 29)
|
|
|
|
|
#define IRQ_TC11MP_L220_SLAVE (IRQ_TC11MP_GIC_START + 30)
|
|
|
|
|
#define IRQ_TC11MP_L220_DECODE (IRQ_TC11MP_GIC_START + 31)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* RealView PB11MPCore GIC interrupt sources (secondary GIC on the board)
|
|
|
|
|
*/
|
|
|
|
|
#define IRQ_PB11MP_WATCHDOG (IRQ_PB11MP_GIC_START + 0) /* Watchdog timer */
|
|
|
|
|
#define IRQ_PB11MP_SOFT (IRQ_PB11MP_GIC_START + 1) /* Software interrupt */
|
|
|
|
|
#define IRQ_PB11MP_COMMRx (IRQ_PB11MP_GIC_START + 2) /* Debug Comm Rx interrupt */
|
|
|
|
|
#define IRQ_PB11MP_COMMTx (IRQ_PB11MP_GIC_START + 3) /* Debug Comm Tx interrupt */
|
|
|
|
|
#define IRQ_PB11MP_GPIO0 (IRQ_PB11MP_GIC_START + 6) /* GPIO 0 */
|
|
|
|
|
#define IRQ_PB11MP_GPIO1 (IRQ_PB11MP_GIC_START + 7) /* GPIO 1 */
|
|
|
|
|
#define IRQ_PB11MP_GPIO2 (IRQ_PB11MP_GIC_START + 8) /* GPIO 2 */
|
|
|
|
|
/* 9 reserved */
|
|
|
|
|
#define IRQ_PB11MP_RTC_GIC1 (IRQ_PB11MP_GIC_START + 10) /* Real Time Clock */
|
|
|
|
|
#define IRQ_PB11MP_SSP (IRQ_PB11MP_GIC_START + 11) /* Synchronous Serial Port */
|
|
|
|
|
#define IRQ_PB11MP_UART0_GIC1 (IRQ_PB11MP_GIC_START + 12) /* UART 0 on development chip */
|
|
|
|
|
#define IRQ_PB11MP_UART1_GIC1 (IRQ_PB11MP_GIC_START + 13) /* UART 1 on development chip */
|
|
|
|
|
#define IRQ_PB11MP_UART2 (IRQ_PB11MP_GIC_START + 14) /* UART 2 on development chip */
|
|
|
|
|
#define IRQ_PB11MP_UART3 (IRQ_PB11MP_GIC_START + 15) /* UART 3 on development chip */
|
|
|
|
|
#define IRQ_PB11MP_SCI (IRQ_PB11MP_GIC_START + 16) /* Smart Card Interface */
|
|
|
|
|
#define IRQ_PB11MP_MMCI0A_GIC1 (IRQ_PB11MP_GIC_START + 17) /* Multimedia Card 0A */
|
|
|
|
|
#define IRQ_PB11MP_MMCI0B_GIC1 (IRQ_PB11MP_GIC_START + 18) /* Multimedia Card 0B */
|
|
|
|
|
#define IRQ_PB11MP_AACI_GIC1 (IRQ_PB11MP_GIC_START + 19) /* Audio Codec */
|
|
|
|
|
#define IRQ_PB11MP_KMI0_GIC1 (IRQ_PB11MP_GIC_START + 20) /* Keyboard/Mouse port 0 */
|
|
|
|
|
#define IRQ_PB11MP_KMI1_GIC1 (IRQ_PB11MP_GIC_START + 21) /* Keyboard/Mouse port 1 */
|
|
|
|
|
#define IRQ_PB11MP_CHARLCD (IRQ_PB11MP_GIC_START + 22) /* Character LCD */
|
|
|
|
|
#define IRQ_PB11MP_CLCD (IRQ_PB11MP_GIC_START + 23) /* CLCD controller */
|
|
|
|
|
#define IRQ_PB11MP_DMAC (IRQ_PB11MP_GIC_START + 24) /* DMA controller */
|
|
|
|
|
#define IRQ_PB11MP_PWRFAIL (IRQ_PB11MP_GIC_START + 25) /* Power failure */
|
|
|
|
|
#define IRQ_PB11MP_PISMO (IRQ_PB11MP_GIC_START + 26) /* PISMO interface */
|
|
|
|
|
#define IRQ_PB11MP_DoC (IRQ_PB11MP_GIC_START + 27) /* Disk on Chip memory controller */
|
|
|
|
|
#define IRQ_PB11MP_ETH_GIC1 (IRQ_PB11MP_GIC_START + 28) /* Ethernet controller */
|
|
|
|
|
#define IRQ_PB11MP_USB_GIC1 (IRQ_PB11MP_GIC_START + 29) /* USB controller */
|
|
|
|
|
#define IRQ_PB11MP_TSPEN (IRQ_PB11MP_GIC_START + 30) /* Touchscreen pen */
|
|
|
|
|
#define IRQ_PB11MP_TSKPAD (IRQ_PB11MP_GIC_START + 31) /* Touchscreen keypad */
|
|
|
|
|
|
|
|
|
|
#endif /* __MACH_IRQS_PB11MP_H */
|
