2012-03-23 01:47:43 +07:00
|
|
|
/*
|
|
|
|
* DTS file for SPEAr320 SoC
|
|
|
|
*
|
2012-06-21 02:53:02 +07:00
|
|
|
* Copyright 2012 Viresh Kumar <viresh.linux@gmail.com>
|
2012-03-23 01:47:43 +07:00
|
|
|
*
|
|
|
|
* The code contained herein is licensed under the GNU General Public
|
|
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
|
|
* Version 2 or later at the following locations:
|
|
|
|
*
|
|
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
|
|
*/
|
|
|
|
|
|
|
|
/include/ "spear3xx.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
ahb {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "simple-bus";
|
2012-03-29 10:00:19 +07:00
|
|
|
ranges = <0x40000000 0x40000000 0x80000000
|
2012-03-23 01:47:43 +07:00
|
|
|
0xd0000000 0xd0000000 0x30000000>;
|
|
|
|
|
2012-10-27 16:51:39 +07:00
|
|
|
pinmux: pinmux@b3000000 {
|
2012-03-29 10:00:19 +07:00
|
|
|
compatible = "st,spear320-pinmux";
|
|
|
|
reg = <0xb3000000 0x1000>;
|
2012-10-27 16:51:39 +07:00
|
|
|
#gpio-range-cells = <2>;
|
2012-03-29 10:00:19 +07:00
|
|
|
};
|
|
|
|
|
2012-03-23 01:47:43 +07:00
|
|
|
clcd@90000000 {
|
2012-07-05 10:51:47 +07:00
|
|
|
compatible = "arm,pl110", "arm,primecell";
|
2012-03-23 01:47:43 +07:00
|
|
|
reg = <0x90000000 0x1000>;
|
|
|
|
interrupts = <33>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
fsmc: flash@4c000000 {
|
|
|
|
compatible = "st,spear600-fsmc-nand";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
reg = <0x4c000000 0x1000 /* FSMC Register */
|
|
|
|
0x50000000 0x0010>; /* NAND Base */
|
|
|
|
reg-names = "fsmc_regs", "nand_data";
|
|
|
|
st,ale-off = <0x20000>;
|
|
|
|
st,cle-off = <0x10000>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhci@70000000 {
|
|
|
|
compatible = "st,sdhci-spear";
|
|
|
|
reg = <0x70000000 0x100>;
|
|
|
|
interrupts = <29>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
spi1: spi@a5000000 {
|
|
|
|
compatible = "arm,pl022", "arm,primecell";
|
|
|
|
reg = <0xa5000000 0x1000>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
spi2: spi@a6000000 {
|
|
|
|
compatible = "arm,pl022", "arm,primecell";
|
|
|
|
reg = <0xa6000000 0x1000>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
apb {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "simple-bus";
|
2012-07-05 10:51:47 +07:00
|
|
|
ranges = <0xa0000000 0xa0000000 0x20000000
|
2012-03-23 01:47:43 +07:00
|
|
|
0xd0000000 0xd0000000 0x30000000>;
|
|
|
|
|
|
|
|
i2c1: i2c@a7000000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "snps,designware-i2c";
|
|
|
|
reg = <0xa7000000 0x1000>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
serial@a3000000 {
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
reg = <0xa3000000 0x1000>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
serial@a4000000 {
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
reg = <0xa4000000 0x1000>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-10-27 16:51:39 +07:00
|
|
|
|
|
|
|
gpiopinctrl: gpio@b3000000 {
|
|
|
|
compatible = "st,spear-plgpio";
|
|
|
|
reg = <0xb3000000 0x1000>;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-controller;
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-ranges = <&pinmux 0 102>;
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
st-plgpio,ngpio = <102>;
|
|
|
|
st-plgpio,enb-reg = <0x24>;
|
|
|
|
st-plgpio,wdata-reg = <0x34>;
|
|
|
|
st-plgpio,dir-reg = <0x44>;
|
|
|
|
st-plgpio,ie-reg = <0x64>;
|
|
|
|
st-plgpio,rdata-reg = <0x54>;
|
|
|
|
st-plgpio,mis-reg = <0x84>;
|
|
|
|
st-plgpio,eit-reg = <0x94>;
|
|
|
|
};
|
2012-03-23 01:47:43 +07:00
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|