2011-07-21 23:28:51 +07:00
|
|
|
* Freescale SGTL5000 Stereo Codec
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
- compatible : "fsl,sgtl5000".
|
|
|
|
|
2012-04-24 11:11:09 +07:00
|
|
|
- reg : the I2C address of the device
|
|
|
|
|
2018-03-13 04:28:09 +07:00
|
|
|
- #sound-dai-cells: must be equal to 0
|
|
|
|
|
2013-06-10 20:24:42 +07:00
|
|
|
- clocks : the clock provider of SYS_MCLK
|
|
|
|
|
2016-06-01 03:41:50 +07:00
|
|
|
- VDDA-supply : the regulator provider of VDDA
|
|
|
|
|
|
|
|
- VDDIO-supply: the regulator provider of VDDIO
|
|
|
|
|
|
|
|
Optional properties:
|
|
|
|
|
|
|
|
- VDDD-supply : the regulator provider of VDDD
|
|
|
|
|
2018-07-20 14:53:02 +07:00
|
|
|
- micbias-resistor-k-ohms : the bias resistor to be used in kOhms
|
2014-10-14 13:43:11 +07:00
|
|
|
The resistor can take values of 2k, 4k or 8k.
|
|
|
|
If set to 0 it will be off.
|
|
|
|
If this node is not mentioned or if the value is unknown, then
|
|
|
|
micbias resistor is set to 4K.
|
|
|
|
|
2014-10-14 13:43:12 +07:00
|
|
|
- micbias-voltage-m-volts : the bias voltage to be used in mVolts
|
|
|
|
The voltage can take values from 1.25V to 3V by 250mV steps
|
2016-06-01 03:41:50 +07:00
|
|
|
If this node is not mentioned or the value is unknown, then
|
2014-10-14 13:43:12 +07:00
|
|
|
the value is set to 1.25V.
|
2014-10-14 13:43:11 +07:00
|
|
|
|
2017-04-05 21:32:34 +07:00
|
|
|
- lrclk-strength: the LRCLK pad strength. Possible values are:
|
|
|
|
0, 1, 2 and 3 as per the table below:
|
|
|
|
|
|
|
|
VDDIO 1.8V 2.5V 3.3V
|
|
|
|
0 = Disable
|
|
|
|
1 = 1.66 mA 2.87 mA 4.02 mA
|
|
|
|
2 = 3.33 mA 5.74 mA 8.03 mA
|
|
|
|
3 = 4.99 mA 8.61 mA 12.05 mA
|
|
|
|
|
2018-12-26 07:59:53 +07:00
|
|
|
- sclk-strength: the SCLK pad strength. Possible values are:
|
|
|
|
0, 1, 2 and 3 as per the table below:
|
|
|
|
|
|
|
|
VDDIO 1.8V 2.5V 3.3V
|
|
|
|
0 = Disable
|
|
|
|
1 = 1.66 mA 2.87 mA 4.02 mA
|
|
|
|
2 = 3.33 mA 5.74 mA 8.03 mA
|
|
|
|
3 = 4.99 mA 8.61 mA 12.05 mA
|
|
|
|
|
2011-07-21 23:28:51 +07:00
|
|
|
Example:
|
|
|
|
|
2018-05-05 02:12:00 +07:00
|
|
|
sgtl5000: codec@a {
|
2011-07-21 23:28:51 +07:00
|
|
|
compatible = "fsl,sgtl5000";
|
|
|
|
reg = <0x0a>;
|
2018-03-13 04:28:09 +07:00
|
|
|
#sound-dai-cells = <0>;
|
2013-06-10 20:24:42 +07:00
|
|
|
clocks = <&clks 150>;
|
2014-10-14 13:43:12 +07:00
|
|
|
micbias-resistor-k-ohms = <2>;
|
|
|
|
micbias-voltage-m-volts = <2250>;
|
2014-10-14 21:11:02 +07:00
|
|
|
VDDA-supply = <®_3p3v>;
|
|
|
|
VDDIO-supply = <®_3p3v>;
|
2011-07-21 23:28:51 +07:00
|
|
|
};
|