2008-03-05 23:52:39 +07:00
|
|
|
#include <linux/delay.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/module.h>
|
2006-10-18 12:47:25 +07:00
|
|
|
#include <linux/sched.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 15:04:11 +07:00
|
|
|
#include <linux/slab.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
#include <linux/ioport.h>
|
2006-10-19 22:41:28 +07:00
|
|
|
#include <linux/wait.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2005-11-06 07:45:08 +07:00
|
|
|
#include "pci.h"
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* This interrupt-safe spinlock protects all accesses to PCI
|
|
|
|
* configuration space.
|
|
|
|
*/
|
|
|
|
|
2011-11-04 15:46:00 +07:00
|
|
|
DEFINE_RAW_SPINLOCK(pci_lock);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Wrappers for all PCI configuration access functions. They just check
|
|
|
|
* alignment, do locking and call the low-level functions pointed to
|
|
|
|
* by pci_dev->ops.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define PCI_byte_BAD 0
|
|
|
|
#define PCI_word_BAD (pos & 1)
|
|
|
|
#define PCI_dword_BAD (pos & 3)
|
|
|
|
|
2015-12-28 04:21:11 +07:00
|
|
|
#define PCI_OP_READ(size, type, len) \
|
2005-04-17 05:20:36 +07:00
|
|
|
int pci_bus_read_config_##size \
|
|
|
|
(struct pci_bus *bus, unsigned int devfn, int pos, type *value) \
|
|
|
|
{ \
|
|
|
|
int res; \
|
|
|
|
unsigned long flags; \
|
|
|
|
u32 data = 0; \
|
|
|
|
if (PCI_##size##_BAD) return PCIBIOS_BAD_REGISTER_NUMBER; \
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_lock_irqsave(&pci_lock, flags); \
|
2005-04-17 05:20:36 +07:00
|
|
|
res = bus->ops->read(bus, devfn, pos, len, &data); \
|
|
|
|
*value = (type)data; \
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_unlock_irqrestore(&pci_lock, flags); \
|
2005-04-17 05:20:36 +07:00
|
|
|
return res; \
|
|
|
|
}
|
|
|
|
|
2015-12-28 04:21:11 +07:00
|
|
|
#define PCI_OP_WRITE(size, type, len) \
|
2005-04-17 05:20:36 +07:00
|
|
|
int pci_bus_write_config_##size \
|
|
|
|
(struct pci_bus *bus, unsigned int devfn, int pos, type value) \
|
|
|
|
{ \
|
|
|
|
int res; \
|
|
|
|
unsigned long flags; \
|
|
|
|
if (PCI_##size##_BAD) return PCIBIOS_BAD_REGISTER_NUMBER; \
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_lock_irqsave(&pci_lock, flags); \
|
2005-04-17 05:20:36 +07:00
|
|
|
res = bus->ops->write(bus, devfn, pos, len, value); \
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_unlock_irqrestore(&pci_lock, flags); \
|
2005-04-17 05:20:36 +07:00
|
|
|
return res; \
|
|
|
|
}
|
|
|
|
|
|
|
|
PCI_OP_READ(byte, u8, 1)
|
|
|
|
PCI_OP_READ(word, u16, 2)
|
|
|
|
PCI_OP_READ(dword, u32, 4)
|
|
|
|
PCI_OP_WRITE(byte, u8, 1)
|
|
|
|
PCI_OP_WRITE(word, u16, 2)
|
|
|
|
PCI_OP_WRITE(dword, u32, 4)
|
|
|
|
|
|
|
|
EXPORT_SYMBOL(pci_bus_read_config_byte);
|
|
|
|
EXPORT_SYMBOL(pci_bus_read_config_word);
|
|
|
|
EXPORT_SYMBOL(pci_bus_read_config_dword);
|
|
|
|
EXPORT_SYMBOL(pci_bus_write_config_byte);
|
|
|
|
EXPORT_SYMBOL(pci_bus_write_config_word);
|
|
|
|
EXPORT_SYMBOL(pci_bus_write_config_dword);
|
2005-09-27 15:21:55 +07:00
|
|
|
|
2015-01-10 09:34:39 +07:00
|
|
|
int pci_generic_config_read(struct pci_bus *bus, unsigned int devfn,
|
|
|
|
int where, int size, u32 *val)
|
|
|
|
{
|
|
|
|
void __iomem *addr;
|
|
|
|
|
|
|
|
addr = bus->ops->map_bus(bus, devfn, where);
|
|
|
|
if (!addr) {
|
|
|
|
*val = ~0;
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (size == 1)
|
|
|
|
*val = readb(addr);
|
|
|
|
else if (size == 2)
|
|
|
|
*val = readw(addr);
|
|
|
|
else
|
|
|
|
*val = readl(addr);
|
|
|
|
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(pci_generic_config_read);
|
|
|
|
|
|
|
|
int pci_generic_config_write(struct pci_bus *bus, unsigned int devfn,
|
|
|
|
int where, int size, u32 val)
|
|
|
|
{
|
|
|
|
void __iomem *addr;
|
|
|
|
|
|
|
|
addr = bus->ops->map_bus(bus, devfn, where);
|
|
|
|
if (!addr)
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
|
|
|
|
if (size == 1)
|
|
|
|
writeb(val, addr);
|
|
|
|
else if (size == 2)
|
|
|
|
writew(val, addr);
|
|
|
|
else
|
|
|
|
writel(val, addr);
|
|
|
|
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(pci_generic_config_write);
|
|
|
|
|
|
|
|
int pci_generic_config_read32(struct pci_bus *bus, unsigned int devfn,
|
|
|
|
int where, int size, u32 *val)
|
|
|
|
{
|
|
|
|
void __iomem *addr;
|
|
|
|
|
|
|
|
addr = bus->ops->map_bus(bus, devfn, where & ~0x3);
|
|
|
|
if (!addr) {
|
|
|
|
*val = ~0;
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
}
|
|
|
|
|
|
|
|
*val = readl(addr);
|
|
|
|
|
|
|
|
if (size <= 2)
|
|
|
|
*val = (*val >> (8 * (where & 3))) & ((1 << (size * 8)) - 1);
|
|
|
|
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(pci_generic_config_read32);
|
|
|
|
|
|
|
|
int pci_generic_config_write32(struct pci_bus *bus, unsigned int devfn,
|
|
|
|
int where, int size, u32 val)
|
|
|
|
{
|
|
|
|
void __iomem *addr;
|
|
|
|
u32 mask, tmp;
|
|
|
|
|
|
|
|
addr = bus->ops->map_bus(bus, devfn, where & ~0x3);
|
|
|
|
if (!addr)
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
|
|
|
|
if (size == 4) {
|
|
|
|
writel(val, addr);
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
|
} else {
|
|
|
|
mask = ~(((1 << (size * 8)) - 1) << ((where & 0x3) * 8));
|
|
|
|
}
|
|
|
|
|
|
|
|
tmp = readl(addr) & mask;
|
|
|
|
tmp |= val << ((where & 0x3) * 8);
|
|
|
|
writel(tmp, addr);
|
|
|
|
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(pci_generic_config_write32);
|
|
|
|
|
2009-04-24 09:45:17 +07:00
|
|
|
/**
|
|
|
|
* pci_bus_set_ops - Set raw operations of pci bus
|
|
|
|
* @bus: pci bus struct
|
|
|
|
* @ops: new raw operations
|
|
|
|
*
|
|
|
|
* Return previous raw operations
|
|
|
|
*/
|
|
|
|
struct pci_ops *pci_bus_set_ops(struct pci_bus *bus, struct pci_ops *ops)
|
|
|
|
{
|
|
|
|
struct pci_ops *old_ops;
|
|
|
|
unsigned long flags;
|
|
|
|
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_lock_irqsave(&pci_lock, flags);
|
2009-04-24 09:45:17 +07:00
|
|
|
old_ops = bus->ops;
|
|
|
|
bus->ops = ops;
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_unlock_irqrestore(&pci_lock, flags);
|
2009-04-24 09:45:17 +07:00
|
|
|
return old_ops;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(pci_bus_set_ops);
|
2008-12-19 00:17:16 +07:00
|
|
|
|
2006-10-19 22:41:28 +07:00
|
|
|
/*
|
|
|
|
* The following routines are to prevent the user from accessing PCI config
|
|
|
|
* space when it's unsafe to do so. Some devices require this during BIST and
|
|
|
|
* we're required to prevent it during D-state transitions.
|
|
|
|
*
|
|
|
|
* We have a bit per device to indicate it's blocked and a global wait queue
|
|
|
|
* for callers to sleep on until devices are unblocked.
|
|
|
|
*/
|
2011-11-04 15:45:59 +07:00
|
|
|
static DECLARE_WAIT_QUEUE_HEAD(pci_cfg_wait);
|
2005-09-27 15:21:55 +07:00
|
|
|
|
2011-11-04 15:45:59 +07:00
|
|
|
static noinline void pci_wait_cfg(struct pci_dev *dev)
|
2006-10-19 22:41:28 +07:00
|
|
|
{
|
|
|
|
DECLARE_WAITQUEUE(wait, current);
|
|
|
|
|
2011-11-04 15:45:59 +07:00
|
|
|
__add_wait_queue(&pci_cfg_wait, &wait);
|
2006-10-19 22:41:28 +07:00
|
|
|
do {
|
|
|
|
set_current_state(TASK_UNINTERRUPTIBLE);
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_unlock_irq(&pci_lock);
|
2006-10-19 22:41:28 +07:00
|
|
|
schedule();
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_lock_irq(&pci_lock);
|
2011-11-04 15:45:59 +07:00
|
|
|
} while (dev->block_cfg_access);
|
|
|
|
__remove_wait_queue(&pci_cfg_wait, &wait);
|
2005-09-27 15:21:55 +07:00
|
|
|
}
|
|
|
|
|
2011-04-17 22:20:32 +07:00
|
|
|
/* Returns 0 on success, negative values indicate error. */
|
2015-12-28 04:21:11 +07:00
|
|
|
#define PCI_USER_READ_CONFIG(size, type) \
|
2005-09-27 15:21:55 +07:00
|
|
|
int pci_user_read_config_##size \
|
|
|
|
(struct pci_dev *dev, int pos, type *val) \
|
|
|
|
{ \
|
2014-05-21 12:23:30 +07:00
|
|
|
int ret = PCIBIOS_SUCCESSFUL; \
|
2005-09-27 15:21:55 +07:00
|
|
|
u32 data = -1; \
|
2011-04-17 22:20:32 +07:00
|
|
|
if (PCI_##size##_BAD) \
|
|
|
|
return -EINVAL; \
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_lock_irq(&pci_lock); \
|
2011-11-04 15:45:59 +07:00
|
|
|
if (unlikely(dev->block_cfg_access)) \
|
|
|
|
pci_wait_cfg(dev); \
|
2006-10-19 22:41:28 +07:00
|
|
|
ret = dev->bus->ops->read(dev->bus, dev->devfn, \
|
2005-09-27 15:21:55 +07:00
|
|
|
pos, sizeof(type), &data); \
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_unlock_irq(&pci_lock); \
|
2005-09-27 15:21:55 +07:00
|
|
|
*val = (type)data; \
|
2014-05-21 12:23:30 +07:00
|
|
|
return pcibios_err_to_errno(ret); \
|
2012-06-11 12:27:19 +07:00
|
|
|
} \
|
|
|
|
EXPORT_SYMBOL_GPL(pci_user_read_config_##size);
|
2005-09-27 15:21:55 +07:00
|
|
|
|
2011-04-17 22:20:32 +07:00
|
|
|
/* Returns 0 on success, negative values indicate error. */
|
2015-12-28 04:21:11 +07:00
|
|
|
#define PCI_USER_WRITE_CONFIG(size, type) \
|
2005-09-27 15:21:55 +07:00
|
|
|
int pci_user_write_config_##size \
|
|
|
|
(struct pci_dev *dev, int pos, type val) \
|
|
|
|
{ \
|
2014-05-21 12:23:30 +07:00
|
|
|
int ret = PCIBIOS_SUCCESSFUL; \
|
2011-04-17 22:20:32 +07:00
|
|
|
if (PCI_##size##_BAD) \
|
|
|
|
return -EINVAL; \
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_lock_irq(&pci_lock); \
|
2011-11-04 15:45:59 +07:00
|
|
|
if (unlikely(dev->block_cfg_access)) \
|
|
|
|
pci_wait_cfg(dev); \
|
2006-10-19 22:41:28 +07:00
|
|
|
ret = dev->bus->ops->write(dev->bus, dev->devfn, \
|
2005-09-27 15:21:55 +07:00
|
|
|
pos, sizeof(type), val); \
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_unlock_irq(&pci_lock); \
|
2014-05-21 12:23:30 +07:00
|
|
|
return pcibios_err_to_errno(ret); \
|
2012-06-11 12:27:19 +07:00
|
|
|
} \
|
|
|
|
EXPORT_SYMBOL_GPL(pci_user_write_config_##size);
|
2005-09-27 15:21:55 +07:00
|
|
|
|
|
|
|
PCI_USER_READ_CONFIG(byte, u8)
|
|
|
|
PCI_USER_READ_CONFIG(word, u16)
|
|
|
|
PCI_USER_READ_CONFIG(dword, u32)
|
|
|
|
PCI_USER_WRITE_CONFIG(byte, u8)
|
|
|
|
PCI_USER_WRITE_CONFIG(word, u16)
|
|
|
|
PCI_USER_WRITE_CONFIG(dword, u32)
|
|
|
|
|
2008-03-05 23:52:39 +07:00
|
|
|
/* VPD access through PCI 2.2+ VPD capability */
|
|
|
|
|
2016-02-23 02:57:50 +07:00
|
|
|
/**
|
|
|
|
* pci_read_vpd - Read one entry from Vital Product Data
|
|
|
|
* @dev: pci device struct
|
|
|
|
* @pos: offset in vpd space
|
|
|
|
* @count: number of bytes to read
|
|
|
|
* @buf: pointer to where to store result
|
|
|
|
*/
|
|
|
|
ssize_t pci_read_vpd(struct pci_dev *dev, loff_t pos, size_t count, void *buf)
|
|
|
|
{
|
|
|
|
if (!dev->vpd || !dev->vpd->ops)
|
|
|
|
return -ENODEV;
|
|
|
|
return dev->vpd->ops->read(dev, pos, count, buf);
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(pci_read_vpd);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pci_write_vpd - Write entry to Vital Product Data
|
|
|
|
* @dev: pci device struct
|
|
|
|
* @pos: offset in vpd space
|
|
|
|
* @count: number of bytes to write
|
|
|
|
* @buf: buffer containing write data
|
|
|
|
*/
|
|
|
|
ssize_t pci_write_vpd(struct pci_dev *dev, loff_t pos, size_t count, const void *buf)
|
|
|
|
{
|
|
|
|
if (!dev->vpd || !dev->vpd->ops)
|
|
|
|
return -ENODEV;
|
|
|
|
return dev->vpd->ops->write(dev, pos, count, buf);
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(pci_write_vpd);
|
|
|
|
|
2016-02-23 02:58:37 +07:00
|
|
|
#define PCI_VPD_MAX_SIZE (PCI_VPD_ADDR_MASK + 1)
|
2008-03-05 23:52:39 +07:00
|
|
|
|
|
|
|
struct pci_vpd_pci22 {
|
|
|
|
struct pci_vpd base;
|
2008-12-19 00:17:16 +07:00
|
|
|
struct mutex lock;
|
|
|
|
u16 flag;
|
|
|
|
u8 cap;
|
2016-02-23 03:04:07 +07:00
|
|
|
u8 busy:1;
|
2016-02-15 15:42:01 +07:00
|
|
|
u8 valid:1;
|
2008-03-05 23:52:39 +07:00
|
|
|
};
|
|
|
|
|
2016-02-15 15:42:01 +07:00
|
|
|
/**
|
|
|
|
* pci_vpd_size - determine actual size of Vital Product Data
|
|
|
|
* @dev: pci device struct
|
|
|
|
* @old_size: current assumed size, also maximum allowed size
|
|
|
|
*/
|
2016-02-23 02:58:37 +07:00
|
|
|
static size_t pci_vpd_size(struct pci_dev *dev, size_t old_size)
|
2016-02-15 15:42:01 +07:00
|
|
|
{
|
|
|
|
size_t off = 0;
|
|
|
|
unsigned char header[1+2]; /* 1 byte tag, 2 bytes length */
|
|
|
|
|
|
|
|
while (off < old_size &&
|
|
|
|
pci_read_vpd(dev, off, 1, header) == 1) {
|
|
|
|
unsigned char tag;
|
|
|
|
|
|
|
|
if (header[0] & PCI_VPD_LRDT) {
|
|
|
|
/* Large Resource Data Type Tag */
|
|
|
|
tag = pci_vpd_lrdt_tag(header);
|
|
|
|
/* Only read length from known tag items */
|
|
|
|
if ((tag == PCI_VPD_LTIN_ID_STRING) ||
|
|
|
|
(tag == PCI_VPD_LTIN_RO_DATA) ||
|
|
|
|
(tag == PCI_VPD_LTIN_RW_DATA)) {
|
|
|
|
if (pci_read_vpd(dev, off+1, 2,
|
|
|
|
&header[1]) != 2) {
|
|
|
|
dev_warn(&dev->dev,
|
|
|
|
"invalid large VPD tag %02x size at offset %zu",
|
|
|
|
tag, off + 1);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
off += PCI_VPD_LRDT_TAG_SIZE +
|
|
|
|
pci_vpd_lrdt_size(header);
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
/* Short Resource Data Type Tag */
|
|
|
|
off += PCI_VPD_SRDT_TAG_SIZE +
|
|
|
|
pci_vpd_srdt_size(header);
|
|
|
|
tag = pci_vpd_srdt_tag(header);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (tag == PCI_VPD_STIN_END) /* End tag descriptor */
|
|
|
|
return off;
|
|
|
|
|
|
|
|
if ((tag != PCI_VPD_LTIN_ID_STRING) &&
|
|
|
|
(tag != PCI_VPD_LTIN_RO_DATA) &&
|
|
|
|
(tag != PCI_VPD_LTIN_RW_DATA)) {
|
|
|
|
dev_warn(&dev->dev,
|
|
|
|
"invalid %s VPD tag %02x at offset %zu",
|
|
|
|
(header[0] & PCI_VPD_LRDT) ? "large" : "short",
|
|
|
|
tag, off);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-12-19 00:17:16 +07:00
|
|
|
/*
|
|
|
|
* Wait for last operation to complete.
|
|
|
|
* This code has to spin since there is no other notification from the PCI
|
|
|
|
* hardware. Since the VPD is often implemented by serial attachment to an
|
|
|
|
* EEPROM, it may take many milliseconds to complete.
|
2011-04-17 22:20:32 +07:00
|
|
|
*
|
|
|
|
* Returns 0 on success, negative values indicate error.
|
2008-12-19 00:17:16 +07:00
|
|
|
*/
|
2016-02-23 02:58:37 +07:00
|
|
|
static int pci_vpd_wait(struct pci_dev *dev)
|
2008-03-05 23:52:39 +07:00
|
|
|
{
|
|
|
|
struct pci_vpd_pci22 *vpd =
|
|
|
|
container_of(dev->vpd, struct pci_vpd_pci22, base);
|
2008-12-19 00:17:16 +07:00
|
|
|
unsigned long timeout = jiffies + HZ/20 + 2;
|
|
|
|
u16 status;
|
2008-03-05 23:52:39 +07:00
|
|
|
int ret;
|
|
|
|
|
|
|
|
if (!vpd->busy)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
for (;;) {
|
2008-12-19 00:17:16 +07:00
|
|
|
ret = pci_user_read_config_word(dev, vpd->cap + PCI_VPD_ADDR,
|
2008-03-05 23:52:39 +07:00
|
|
|
&status);
|
2011-04-17 22:20:32 +07:00
|
|
|
if (ret < 0)
|
2008-03-05 23:52:39 +07:00
|
|
|
return ret;
|
2008-12-19 00:17:16 +07:00
|
|
|
|
|
|
|
if ((status & PCI_VPD_ADDR_F) == vpd->flag) {
|
2016-02-23 03:04:07 +07:00
|
|
|
vpd->busy = 0;
|
2008-03-05 23:52:39 +07:00
|
|
|
return 0;
|
|
|
|
}
|
2008-12-19 00:17:16 +07:00
|
|
|
|
2010-05-18 01:25:14 +07:00
|
|
|
if (time_after(jiffies, timeout)) {
|
2014-04-19 07:13:50 +07:00
|
|
|
dev_printk(KERN_DEBUG, &dev->dev, "vpd r/w failed. This is likely a firmware bug on this device. Contact the card vendor for a firmware update\n");
|
2008-03-05 23:52:39 +07:00
|
|
|
return -ETIMEDOUT;
|
2010-05-18 01:25:14 +07:00
|
|
|
}
|
2008-12-19 00:17:16 +07:00
|
|
|
if (fatal_signal_pending(current))
|
|
|
|
return -EINTR;
|
|
|
|
if (!cond_resched())
|
|
|
|
udelay(10);
|
2008-03-05 23:52:39 +07:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-02-23 02:58:37 +07:00
|
|
|
static ssize_t pci_vpd_read(struct pci_dev *dev, loff_t pos, size_t count,
|
|
|
|
void *arg)
|
2008-03-05 23:52:39 +07:00
|
|
|
{
|
|
|
|
struct pci_vpd_pci22 *vpd =
|
|
|
|
container_of(dev->vpd, struct pci_vpd_pci22, base);
|
2008-12-19 00:17:16 +07:00
|
|
|
int ret;
|
|
|
|
loff_t end = pos + count;
|
|
|
|
u8 *buf = arg;
|
2008-03-05 23:52:39 +07:00
|
|
|
|
2016-02-15 15:42:01 +07:00
|
|
|
if (pos < 0)
|
2008-03-05 23:52:39 +07:00
|
|
|
return -EINVAL;
|
|
|
|
|
2016-02-15 15:42:01 +07:00
|
|
|
if (!vpd->valid) {
|
|
|
|
vpd->valid = 1;
|
2016-02-23 02:58:37 +07:00
|
|
|
vpd->base.len = pci_vpd_size(dev, vpd->base.len);
|
2016-02-15 15:42:01 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
if (vpd->base.len == 0)
|
|
|
|
return -EIO;
|
|
|
|
|
|
|
|
if (pos >= vpd->base.len)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
if (end > vpd->base.len) {
|
|
|
|
end = vpd->base.len;
|
|
|
|
count = end - pos;
|
|
|
|
}
|
|
|
|
|
2008-12-19 00:17:16 +07:00
|
|
|
if (mutex_lock_killable(&vpd->lock))
|
|
|
|
return -EINTR;
|
|
|
|
|
2016-02-23 02:58:37 +07:00
|
|
|
ret = pci_vpd_wait(dev);
|
2008-03-05 23:52:39 +07:00
|
|
|
if (ret < 0)
|
|
|
|
goto out;
|
2008-12-19 00:17:16 +07:00
|
|
|
|
2008-12-19 00:17:16 +07:00
|
|
|
while (pos < end) {
|
|
|
|
u32 val;
|
|
|
|
unsigned int i, skip;
|
|
|
|
|
|
|
|
ret = pci_user_write_config_word(dev, vpd->cap + PCI_VPD_ADDR,
|
|
|
|
pos & ~3);
|
|
|
|
if (ret < 0)
|
|
|
|
break;
|
2016-02-23 03:04:07 +07:00
|
|
|
vpd->busy = 1;
|
2008-12-19 00:17:16 +07:00
|
|
|
vpd->flag = PCI_VPD_ADDR_F;
|
2016-02-23 02:58:37 +07:00
|
|
|
ret = pci_vpd_wait(dev);
|
2008-12-19 00:17:16 +07:00
|
|
|
if (ret < 0)
|
|
|
|
break;
|
|
|
|
|
|
|
|
ret = pci_user_read_config_dword(dev, vpd->cap + PCI_VPD_DATA, &val);
|
|
|
|
if (ret < 0)
|
|
|
|
break;
|
|
|
|
|
|
|
|
skip = pos & 3;
|
|
|
|
for (i = 0; i < sizeof(u32); i++) {
|
|
|
|
if (i >= skip) {
|
|
|
|
*buf++ = val;
|
|
|
|
if (++pos == end)
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
val >>= 8;
|
|
|
|
}
|
|
|
|
}
|
2008-03-05 23:52:39 +07:00
|
|
|
out:
|
2008-12-19 00:17:16 +07:00
|
|
|
mutex_unlock(&vpd->lock);
|
2008-12-19 00:17:16 +07:00
|
|
|
return ret ? ret : count;
|
2008-03-05 23:52:39 +07:00
|
|
|
}
|
|
|
|
|
2016-02-23 02:58:37 +07:00
|
|
|
static ssize_t pci_vpd_write(struct pci_dev *dev, loff_t pos, size_t count,
|
|
|
|
const void *arg)
|
2008-03-05 23:52:39 +07:00
|
|
|
{
|
|
|
|
struct pci_vpd_pci22 *vpd =
|
|
|
|
container_of(dev->vpd, struct pci_vpd_pci22, base);
|
2008-12-19 00:17:16 +07:00
|
|
|
const u8 *buf = arg;
|
|
|
|
loff_t end = pos + count;
|
2008-12-19 00:17:16 +07:00
|
|
|
int ret = 0;
|
2008-03-05 23:52:39 +07:00
|
|
|
|
2016-02-15 15:42:01 +07:00
|
|
|
if (pos < 0 || (pos & 3) || (count & 3))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (!vpd->valid) {
|
|
|
|
vpd->valid = 1;
|
2016-02-23 02:58:37 +07:00
|
|
|
vpd->base.len = pci_vpd_size(dev, vpd->base.len);
|
2016-02-15 15:42:01 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
if (vpd->base.len == 0)
|
|
|
|
return -EIO;
|
|
|
|
|
|
|
|
if (end > vpd->base.len)
|
2008-03-05 23:52:39 +07:00
|
|
|
return -EINVAL;
|
|
|
|
|
2008-12-19 00:17:16 +07:00
|
|
|
if (mutex_lock_killable(&vpd->lock))
|
|
|
|
return -EINTR;
|
2008-12-19 00:17:16 +07:00
|
|
|
|
2016-02-23 02:58:37 +07:00
|
|
|
ret = pci_vpd_wait(dev);
|
2008-03-05 23:52:39 +07:00
|
|
|
if (ret < 0)
|
|
|
|
goto out;
|
2008-12-19 00:17:16 +07:00
|
|
|
|
|
|
|
while (pos < end) {
|
|
|
|
u32 val;
|
|
|
|
|
|
|
|
val = *buf++;
|
|
|
|
val |= *buf++ << 8;
|
|
|
|
val |= *buf++ << 16;
|
|
|
|
val |= *buf++ << 24;
|
|
|
|
|
|
|
|
ret = pci_user_write_config_dword(dev, vpd->cap + PCI_VPD_DATA, val);
|
|
|
|
if (ret < 0)
|
|
|
|
break;
|
|
|
|
ret = pci_user_write_config_word(dev, vpd->cap + PCI_VPD_ADDR,
|
|
|
|
pos | PCI_VPD_ADDR_F);
|
|
|
|
if (ret < 0)
|
|
|
|
break;
|
|
|
|
|
2016-02-23 03:04:07 +07:00
|
|
|
vpd->busy = 1;
|
2008-12-19 00:17:16 +07:00
|
|
|
vpd->flag = 0;
|
2016-02-23 02:58:37 +07:00
|
|
|
ret = pci_vpd_wait(dev);
|
2011-04-17 22:22:21 +07:00
|
|
|
if (ret < 0)
|
|
|
|
break;
|
2008-12-19 00:17:16 +07:00
|
|
|
|
|
|
|
pos += sizeof(u32);
|
|
|
|
}
|
2008-03-05 23:52:39 +07:00
|
|
|
out:
|
2008-12-19 00:17:16 +07:00
|
|
|
mutex_unlock(&vpd->lock);
|
2008-12-19 00:17:16 +07:00
|
|
|
return ret ? ret : count;
|
2008-03-05 23:52:39 +07:00
|
|
|
}
|
|
|
|
|
2016-02-23 02:58:37 +07:00
|
|
|
static const struct pci_vpd_ops pci_vpd_ops = {
|
|
|
|
.read = pci_vpd_read,
|
|
|
|
.write = pci_vpd_write,
|
2008-03-05 23:52:39 +07:00
|
|
|
};
|
|
|
|
|
2015-07-14 01:40:02 +07:00
|
|
|
static ssize_t pci_vpd_f0_read(struct pci_dev *dev, loff_t pos, size_t count,
|
|
|
|
void *arg)
|
|
|
|
{
|
2015-09-16 00:17:21 +07:00
|
|
|
struct pci_dev *tdev = pci_get_slot(dev->bus,
|
|
|
|
PCI_DEVFN(PCI_SLOT(dev->devfn), 0));
|
2015-07-14 01:40:02 +07:00
|
|
|
ssize_t ret;
|
|
|
|
|
|
|
|
if (!tdev)
|
|
|
|
return -ENODEV;
|
|
|
|
|
|
|
|
ret = pci_read_vpd(tdev, pos, count, arg);
|
|
|
|
pci_dev_put(tdev);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static ssize_t pci_vpd_f0_write(struct pci_dev *dev, loff_t pos, size_t count,
|
|
|
|
const void *arg)
|
|
|
|
{
|
2015-09-16 00:17:21 +07:00
|
|
|
struct pci_dev *tdev = pci_get_slot(dev->bus,
|
|
|
|
PCI_DEVFN(PCI_SLOT(dev->devfn), 0));
|
2015-07-14 01:40:02 +07:00
|
|
|
ssize_t ret;
|
|
|
|
|
|
|
|
if (!tdev)
|
|
|
|
return -ENODEV;
|
|
|
|
|
|
|
|
ret = pci_write_vpd(tdev, pos, count, arg);
|
|
|
|
pci_dev_put(tdev);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct pci_vpd_ops pci_vpd_f0_ops = {
|
|
|
|
.read = pci_vpd_f0_read,
|
|
|
|
.write = pci_vpd_f0_write,
|
|
|
|
};
|
|
|
|
|
2016-02-23 02:58:37 +07:00
|
|
|
int pci_vpd_init(struct pci_dev *dev)
|
2008-03-05 23:52:39 +07:00
|
|
|
{
|
|
|
|
struct pci_vpd_pci22 *vpd;
|
|
|
|
u8 cap;
|
|
|
|
|
|
|
|
cap = pci_find_capability(dev, PCI_CAP_ID_VPD);
|
|
|
|
if (!cap)
|
|
|
|
return -ENODEV;
|
2015-07-14 01:40:02 +07:00
|
|
|
|
2008-03-05 23:52:39 +07:00
|
|
|
vpd = kzalloc(sizeof(*vpd), GFP_ATOMIC);
|
|
|
|
if (!vpd)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
2016-02-23 02:58:37 +07:00
|
|
|
vpd->base.len = PCI_VPD_MAX_SIZE;
|
2015-07-14 01:40:02 +07:00
|
|
|
if (dev->dev_flags & PCI_DEV_FLAGS_VPD_REF_F0)
|
|
|
|
vpd->base.ops = &pci_vpd_f0_ops;
|
|
|
|
else
|
2016-02-23 02:58:37 +07:00
|
|
|
vpd->base.ops = &pci_vpd_ops;
|
2008-12-19 00:17:16 +07:00
|
|
|
mutex_init(&vpd->lock);
|
2008-03-05 23:52:39 +07:00
|
|
|
vpd->cap = cap;
|
2016-02-23 03:04:07 +07:00
|
|
|
vpd->busy = 0;
|
2016-02-15 15:42:01 +07:00
|
|
|
vpd->valid = 0;
|
2008-03-05 23:52:39 +07:00
|
|
|
dev->vpd = &vpd->base;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-02-23 02:58:06 +07:00
|
|
|
void pci_vpd_release(struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
if (dev->vpd)
|
2016-02-23 02:58:20 +07:00
|
|
|
kfree(container_of(dev->vpd, struct pci_vpd_pci22, base));
|
2016-02-23 02:58:06 +07:00
|
|
|
}
|
|
|
|
|
2005-09-27 15:21:55 +07:00
|
|
|
/**
|
2011-11-04 15:45:59 +07:00
|
|
|
* pci_cfg_access_lock - Lock PCI config reads/writes
|
2005-09-27 15:21:55 +07:00
|
|
|
* @dev: pci device struct
|
|
|
|
*
|
2011-11-04 15:45:59 +07:00
|
|
|
* When access is locked, any userspace reads or writes to config
|
|
|
|
* space and concurrent lock requests will sleep until access is
|
|
|
|
* allowed via pci_cfg_access_unlocked again.
|
2006-10-19 22:41:28 +07:00
|
|
|
*/
|
2011-11-04 15:45:59 +07:00
|
|
|
void pci_cfg_access_lock(struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
might_sleep();
|
|
|
|
|
|
|
|
raw_spin_lock_irq(&pci_lock);
|
|
|
|
if (dev->block_cfg_access)
|
|
|
|
pci_wait_cfg(dev);
|
|
|
|
dev->block_cfg_access = 1;
|
|
|
|
raw_spin_unlock_irq(&pci_lock);
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(pci_cfg_access_lock);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pci_cfg_access_trylock - try to lock PCI config reads/writes
|
|
|
|
* @dev: pci device struct
|
|
|
|
*
|
|
|
|
* Same as pci_cfg_access_lock, but will return 0 if access is
|
|
|
|
* already locked, 1 otherwise. This function can be used from
|
|
|
|
* atomic contexts.
|
|
|
|
*/
|
|
|
|
bool pci_cfg_access_trylock(struct pci_dev *dev)
|
2005-09-27 15:21:55 +07:00
|
|
|
{
|
|
|
|
unsigned long flags;
|
2011-11-04 15:45:59 +07:00
|
|
|
bool locked = true;
|
2005-09-27 15:21:55 +07:00
|
|
|
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_lock_irqsave(&pci_lock, flags);
|
2011-11-04 15:45:59 +07:00
|
|
|
if (dev->block_cfg_access)
|
|
|
|
locked = false;
|
|
|
|
else
|
|
|
|
dev->block_cfg_access = 1;
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_unlock_irqrestore(&pci_lock, flags);
|
2006-10-19 22:41:28 +07:00
|
|
|
|
2011-11-04 15:45:59 +07:00
|
|
|
return locked;
|
2005-09-27 15:21:55 +07:00
|
|
|
}
|
2011-11-04 15:45:59 +07:00
|
|
|
EXPORT_SYMBOL_GPL(pci_cfg_access_trylock);
|
2005-09-27 15:21:55 +07:00
|
|
|
|
|
|
|
/**
|
2011-11-04 15:45:59 +07:00
|
|
|
* pci_cfg_access_unlock - Unlock PCI config reads/writes
|
2005-09-27 15:21:55 +07:00
|
|
|
* @dev: pci device struct
|
|
|
|
*
|
2011-11-04 15:45:59 +07:00
|
|
|
* This function allows PCI config accesses to resume.
|
2006-10-19 22:41:28 +07:00
|
|
|
*/
|
2011-11-04 15:45:59 +07:00
|
|
|
void pci_cfg_access_unlock(struct pci_dev *dev)
|
2005-09-27 15:21:55 +07:00
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_lock_irqsave(&pci_lock, flags);
|
2006-10-19 22:41:28 +07:00
|
|
|
|
|
|
|
/* This indicates a problem in the caller, but we don't need
|
|
|
|
* to kill them, unlike a double-block above. */
|
2011-11-04 15:45:59 +07:00
|
|
|
WARN_ON(!dev->block_cfg_access);
|
2006-10-19 22:41:28 +07:00
|
|
|
|
2011-11-04 15:45:59 +07:00
|
|
|
dev->block_cfg_access = 0;
|
|
|
|
wake_up_all(&pci_cfg_wait);
|
2010-02-17 21:35:19 +07:00
|
|
|
raw_spin_unlock_irqrestore(&pci_lock, flags);
|
2005-09-27 15:21:55 +07:00
|
|
|
}
|
2011-11-04 15:45:59 +07:00
|
|
|
EXPORT_SYMBOL_GPL(pci_cfg_access_unlock);
|
PCI: Add accessors for PCI Express Capability
The PCI Express Capability (PCIe spec r3.0, sec 7.8) comes in two
versions, v1 and v2. In v1 Capability structures (PCIe spec r1.0 and
r1.1), some fields are optional, so the structure size depends on the
device type.
This patch adds functions to access this capability so drivers don't
have to be aware of the differences between v1 and v2. Note that these
new functions apply only to the "PCI Express Capability," not to any of
the other "PCI Express Extended Capabilities" (AER, VC, ACS, MFVC, etc.)
Function pcie_capability_read_word/dword() reads the PCIe Capabilities
register and returns the value in the reference parameter "val". If
the PCIe Capabilities register is not implemented on the PCIe device,
"val" is set to 0.
Function pcie_capability_write_word/dword() writes the value to the
specified PCIe Capability register.
Function pcie_capability_clear_and_set_word/dword() sets and/or clears bits
of a PCIe Capability register.
[bhelgaas: changelog, drop "pci_" prefixes, don't export
pcie_capability_reg_implemented()]
Signed-off-by: Jiang Liu <jiang.liu@huawei.com>
Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2012-07-24 16:20:05 +07:00
|
|
|
|
|
|
|
static inline int pcie_cap_version(const struct pci_dev *dev)
|
|
|
|
{
|
2013-01-26 07:55:45 +07:00
|
|
|
return pcie_caps_reg(dev) & PCI_EXP_FLAGS_VERS;
|
PCI: Add accessors for PCI Express Capability
The PCI Express Capability (PCIe spec r3.0, sec 7.8) comes in two
versions, v1 and v2. In v1 Capability structures (PCIe spec r1.0 and
r1.1), some fields are optional, so the structure size depends on the
device type.
This patch adds functions to access this capability so drivers don't
have to be aware of the differences between v1 and v2. Note that these
new functions apply only to the "PCI Express Capability," not to any of
the other "PCI Express Extended Capabilities" (AER, VC, ACS, MFVC, etc.)
Function pcie_capability_read_word/dword() reads the PCIe Capabilities
register and returns the value in the reference parameter "val". If
the PCIe Capabilities register is not implemented on the PCIe device,
"val" is set to 0.
Function pcie_capability_write_word/dword() writes the value to the
specified PCIe Capability register.
Function pcie_capability_clear_and_set_word/dword() sets and/or clears bits
of a PCIe Capability register.
[bhelgaas: changelog, drop "pci_" prefixes, don't export
pcie_capability_reg_implemented()]
Signed-off-by: Jiang Liu <jiang.liu@huawei.com>
Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2012-07-24 16:20:05 +07:00
|
|
|
}
|
|
|
|
|
2015-06-25 04:05:54 +07:00
|
|
|
static bool pcie_downstream_port(const struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
int type = pci_pcie_type(dev);
|
|
|
|
|
|
|
|
return type == PCI_EXP_TYPE_ROOT_PORT ||
|
|
|
|
type == PCI_EXP_TYPE_DOWNSTREAM;
|
|
|
|
}
|
|
|
|
|
2014-11-12 03:09:46 +07:00
|
|
|
bool pcie_cap_has_lnkctl(const struct pci_dev *dev)
|
PCI: Add accessors for PCI Express Capability
The PCI Express Capability (PCIe spec r3.0, sec 7.8) comes in two
versions, v1 and v2. In v1 Capability structures (PCIe spec r1.0 and
r1.1), some fields are optional, so the structure size depends on the
device type.
This patch adds functions to access this capability so drivers don't
have to be aware of the differences between v1 and v2. Note that these
new functions apply only to the "PCI Express Capability," not to any of
the other "PCI Express Extended Capabilities" (AER, VC, ACS, MFVC, etc.)
Function pcie_capability_read_word/dword() reads the PCIe Capabilities
register and returns the value in the reference parameter "val". If
the PCIe Capabilities register is not implemented on the PCIe device,
"val" is set to 0.
Function pcie_capability_write_word/dword() writes the value to the
specified PCIe Capability register.
Function pcie_capability_clear_and_set_word/dword() sets and/or clears bits
of a PCIe Capability register.
[bhelgaas: changelog, drop "pci_" prefixes, don't export
pcie_capability_reg_implemented()]
Signed-off-by: Jiang Liu <jiang.liu@huawei.com>
Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2012-07-24 16:20:05 +07:00
|
|
|
{
|
|
|
|
int type = pci_pcie_type(dev);
|
|
|
|
|
2013-08-29 00:33:53 +07:00
|
|
|
return type == PCI_EXP_TYPE_ENDPOINT ||
|
2013-08-27 22:54:40 +07:00
|
|
|
type == PCI_EXP_TYPE_LEG_END ||
|
|
|
|
type == PCI_EXP_TYPE_ROOT_PORT ||
|
|
|
|
type == PCI_EXP_TYPE_UPSTREAM ||
|
|
|
|
type == PCI_EXP_TYPE_DOWNSTREAM ||
|
|
|
|
type == PCI_EXP_TYPE_PCI_BRIDGE ||
|
|
|
|
type == PCI_EXP_TYPE_PCIE_BRIDGE;
|
PCI: Add accessors for PCI Express Capability
The PCI Express Capability (PCIe spec r3.0, sec 7.8) comes in two
versions, v1 and v2. In v1 Capability structures (PCIe spec r1.0 and
r1.1), some fields are optional, so the structure size depends on the
device type.
This patch adds functions to access this capability so drivers don't
have to be aware of the differences between v1 and v2. Note that these
new functions apply only to the "PCI Express Capability," not to any of
the other "PCI Express Extended Capabilities" (AER, VC, ACS, MFVC, etc.)
Function pcie_capability_read_word/dword() reads the PCIe Capabilities
register and returns the value in the reference parameter "val". If
the PCIe Capabilities register is not implemented on the PCIe device,
"val" is set to 0.
Function pcie_capability_write_word/dword() writes the value to the
specified PCIe Capability register.
Function pcie_capability_clear_and_set_word/dword() sets and/or clears bits
of a PCIe Capability register.
[bhelgaas: changelog, drop "pci_" prefixes, don't export
pcie_capability_reg_implemented()]
Signed-off-by: Jiang Liu <jiang.liu@huawei.com>
Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2012-07-24 16:20:05 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool pcie_cap_has_sltctl(const struct pci_dev *dev)
|
|
|
|
{
|
2015-06-25 04:05:54 +07:00
|
|
|
return pcie_downstream_port(dev) &&
|
2013-08-29 01:01:03 +07:00
|
|
|
pcie_caps_reg(dev) & PCI_EXP_FLAGS_SLOT;
|
PCI: Add accessors for PCI Express Capability
The PCI Express Capability (PCIe spec r3.0, sec 7.8) comes in two
versions, v1 and v2. In v1 Capability structures (PCIe spec r1.0 and
r1.1), some fields are optional, so the structure size depends on the
device type.
This patch adds functions to access this capability so drivers don't
have to be aware of the differences between v1 and v2. Note that these
new functions apply only to the "PCI Express Capability," not to any of
the other "PCI Express Extended Capabilities" (AER, VC, ACS, MFVC, etc.)
Function pcie_capability_read_word/dword() reads the PCIe Capabilities
register and returns the value in the reference parameter "val". If
the PCIe Capabilities register is not implemented on the PCIe device,
"val" is set to 0.
Function pcie_capability_write_word/dword() writes the value to the
specified PCIe Capability register.
Function pcie_capability_clear_and_set_word/dword() sets and/or clears bits
of a PCIe Capability register.
[bhelgaas: changelog, drop "pci_" prefixes, don't export
pcie_capability_reg_implemented()]
Signed-off-by: Jiang Liu <jiang.liu@huawei.com>
Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2012-07-24 16:20:05 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool pcie_cap_has_rtctl(const struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
int type = pci_pcie_type(dev);
|
|
|
|
|
2013-08-29 00:33:53 +07:00
|
|
|
return type == PCI_EXP_TYPE_ROOT_PORT ||
|
PCI: Add accessors for PCI Express Capability
The PCI Express Capability (PCIe spec r3.0, sec 7.8) comes in two
versions, v1 and v2. In v1 Capability structures (PCIe spec r1.0 and
r1.1), some fields are optional, so the structure size depends on the
device type.
This patch adds functions to access this capability so drivers don't
have to be aware of the differences between v1 and v2. Note that these
new functions apply only to the "PCI Express Capability," not to any of
the other "PCI Express Extended Capabilities" (AER, VC, ACS, MFVC, etc.)
Function pcie_capability_read_word/dword() reads the PCIe Capabilities
register and returns the value in the reference parameter "val". If
the PCIe Capabilities register is not implemented on the PCIe device,
"val" is set to 0.
Function pcie_capability_write_word/dword() writes the value to the
specified PCIe Capability register.
Function pcie_capability_clear_and_set_word/dword() sets and/or clears bits
of a PCIe Capability register.
[bhelgaas: changelog, drop "pci_" prefixes, don't export
pcie_capability_reg_implemented()]
Signed-off-by: Jiang Liu <jiang.liu@huawei.com>
Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2012-07-24 16:20:05 +07:00
|
|
|
type == PCI_EXP_TYPE_RC_EC;
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool pcie_capability_reg_implemented(struct pci_dev *dev, int pos)
|
|
|
|
{
|
|
|
|
if (!pci_is_pcie(dev))
|
|
|
|
return false;
|
|
|
|
|
|
|
|
switch (pos) {
|
2013-02-15 01:35:42 +07:00
|
|
|
case PCI_EXP_FLAGS:
|
PCI: Add accessors for PCI Express Capability
The PCI Express Capability (PCIe spec r3.0, sec 7.8) comes in two
versions, v1 and v2. In v1 Capability structures (PCIe spec r1.0 and
r1.1), some fields are optional, so the structure size depends on the
device type.
This patch adds functions to access this capability so drivers don't
have to be aware of the differences between v1 and v2. Note that these
new functions apply only to the "PCI Express Capability," not to any of
the other "PCI Express Extended Capabilities" (AER, VC, ACS, MFVC, etc.)
Function pcie_capability_read_word/dword() reads the PCIe Capabilities
register and returns the value in the reference parameter "val". If
the PCIe Capabilities register is not implemented on the PCIe device,
"val" is set to 0.
Function pcie_capability_write_word/dword() writes the value to the
specified PCIe Capability register.
Function pcie_capability_clear_and_set_word/dword() sets and/or clears bits
of a PCIe Capability register.
[bhelgaas: changelog, drop "pci_" prefixes, don't export
pcie_capability_reg_implemented()]
Signed-off-by: Jiang Liu <jiang.liu@huawei.com>
Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2012-07-24 16:20:05 +07:00
|
|
|
return true;
|
|
|
|
case PCI_EXP_DEVCAP:
|
|
|
|
case PCI_EXP_DEVCTL:
|
|
|
|
case PCI_EXP_DEVSTA:
|
2013-08-29 01:03:42 +07:00
|
|
|
return true;
|
PCI: Add accessors for PCI Express Capability
The PCI Express Capability (PCIe spec r3.0, sec 7.8) comes in two
versions, v1 and v2. In v1 Capability structures (PCIe spec r1.0 and
r1.1), some fields are optional, so the structure size depends on the
device type.
This patch adds functions to access this capability so drivers don't
have to be aware of the differences between v1 and v2. Note that these
new functions apply only to the "PCI Express Capability," not to any of
the other "PCI Express Extended Capabilities" (AER, VC, ACS, MFVC, etc.)
Function pcie_capability_read_word/dword() reads the PCIe Capabilities
register and returns the value in the reference parameter "val". If
the PCIe Capabilities register is not implemented on the PCIe device,
"val" is set to 0.
Function pcie_capability_write_word/dword() writes the value to the
specified PCIe Capability register.
Function pcie_capability_clear_and_set_word/dword() sets and/or clears bits
of a PCIe Capability register.
[bhelgaas: changelog, drop "pci_" prefixes, don't export
pcie_capability_reg_implemented()]
Signed-off-by: Jiang Liu <jiang.liu@huawei.com>
Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2012-07-24 16:20:05 +07:00
|
|
|
case PCI_EXP_LNKCAP:
|
|
|
|
case PCI_EXP_LNKCTL:
|
|
|
|
case PCI_EXP_LNKSTA:
|
|
|
|
return pcie_cap_has_lnkctl(dev);
|
|
|
|
case PCI_EXP_SLTCAP:
|
|
|
|
case PCI_EXP_SLTCTL:
|
|
|
|
case PCI_EXP_SLTSTA:
|
|
|
|
return pcie_cap_has_sltctl(dev);
|
|
|
|
case PCI_EXP_RTCTL:
|
|
|
|
case PCI_EXP_RTCAP:
|
|
|
|
case PCI_EXP_RTSTA:
|
|
|
|
return pcie_cap_has_rtctl(dev);
|
|
|
|
case PCI_EXP_DEVCAP2:
|
|
|
|
case PCI_EXP_DEVCTL2:
|
|
|
|
case PCI_EXP_LNKCAP2:
|
|
|
|
case PCI_EXP_LNKCTL2:
|
|
|
|
case PCI_EXP_LNKSTA2:
|
|
|
|
return pcie_cap_version(dev) > 1;
|
|
|
|
default:
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Note that these accessor functions are only for the "PCI Express
|
|
|
|
* Capability" (see PCIe spec r3.0, sec 7.8). They do not apply to the
|
|
|
|
* other "PCI Express Extended Capabilities" (AER, VC, ACS, MFVC, etc.)
|
|
|
|
*/
|
|
|
|
int pcie_capability_read_word(struct pci_dev *dev, int pos, u16 *val)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
*val = 0;
|
|
|
|
if (pos & 1)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (pcie_capability_reg_implemented(dev, pos)) {
|
|
|
|
ret = pci_read_config_word(dev, pci_pcie_cap(dev) + pos, val);
|
|
|
|
/*
|
|
|
|
* Reset *val to 0 if pci_read_config_word() fails, it may
|
|
|
|
* have been written as 0xFFFF if hardware error happens
|
|
|
|
* during pci_read_config_word().
|
|
|
|
*/
|
|
|
|
if (ret)
|
|
|
|
*val = 0;
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* For Functions that do not implement the Slot Capabilities,
|
|
|
|
* Slot Status, and Slot Control registers, these spaces must
|
|
|
|
* be hardwired to 0b, with the exception of the Presence Detect
|
|
|
|
* State bit in the Slot Status register of Downstream Ports,
|
|
|
|
* which must be hardwired to 1b. (PCIe Base Spec 3.0, sec 7.8)
|
|
|
|
*/
|
2015-06-25 04:05:54 +07:00
|
|
|
if (pci_is_pcie(dev) && pcie_downstream_port(dev) &&
|
|
|
|
pos == PCI_EXP_SLTSTA)
|
PCI: Add accessors for PCI Express Capability
The PCI Express Capability (PCIe spec r3.0, sec 7.8) comes in two
versions, v1 and v2. In v1 Capability structures (PCIe spec r1.0 and
r1.1), some fields are optional, so the structure size depends on the
device type.
This patch adds functions to access this capability so drivers don't
have to be aware of the differences between v1 and v2. Note that these
new functions apply only to the "PCI Express Capability," not to any of
the other "PCI Express Extended Capabilities" (AER, VC, ACS, MFVC, etc.)
Function pcie_capability_read_word/dword() reads the PCIe Capabilities
register and returns the value in the reference parameter "val". If
the PCIe Capabilities register is not implemented on the PCIe device,
"val" is set to 0.
Function pcie_capability_write_word/dword() writes the value to the
specified PCIe Capability register.
Function pcie_capability_clear_and_set_word/dword() sets and/or clears bits
of a PCIe Capability register.
[bhelgaas: changelog, drop "pci_" prefixes, don't export
pcie_capability_reg_implemented()]
Signed-off-by: Jiang Liu <jiang.liu@huawei.com>
Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2012-07-24 16:20:05 +07:00
|
|
|
*val = PCI_EXP_SLTSTA_PDS;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(pcie_capability_read_word);
|
|
|
|
|
|
|
|
int pcie_capability_read_dword(struct pci_dev *dev, int pos, u32 *val)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
*val = 0;
|
|
|
|
if (pos & 3)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (pcie_capability_reg_implemented(dev, pos)) {
|
|
|
|
ret = pci_read_config_dword(dev, pci_pcie_cap(dev) + pos, val);
|
|
|
|
/*
|
|
|
|
* Reset *val to 0 if pci_read_config_dword() fails, it may
|
|
|
|
* have been written as 0xFFFFFFFF if hardware error happens
|
|
|
|
* during pci_read_config_dword().
|
|
|
|
*/
|
|
|
|
if (ret)
|
|
|
|
*val = 0;
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2015-06-25 04:05:54 +07:00
|
|
|
if (pci_is_pcie(dev) && pcie_downstream_port(dev) &&
|
|
|
|
pos == PCI_EXP_SLTSTA)
|
PCI: Add accessors for PCI Express Capability
The PCI Express Capability (PCIe spec r3.0, sec 7.8) comes in two
versions, v1 and v2. In v1 Capability structures (PCIe spec r1.0 and
r1.1), some fields are optional, so the structure size depends on the
device type.
This patch adds functions to access this capability so drivers don't
have to be aware of the differences between v1 and v2. Note that these
new functions apply only to the "PCI Express Capability," not to any of
the other "PCI Express Extended Capabilities" (AER, VC, ACS, MFVC, etc.)
Function pcie_capability_read_word/dword() reads the PCIe Capabilities
register and returns the value in the reference parameter "val". If
the PCIe Capabilities register is not implemented on the PCIe device,
"val" is set to 0.
Function pcie_capability_write_word/dword() writes the value to the
specified PCIe Capability register.
Function pcie_capability_clear_and_set_word/dword() sets and/or clears bits
of a PCIe Capability register.
[bhelgaas: changelog, drop "pci_" prefixes, don't export
pcie_capability_reg_implemented()]
Signed-off-by: Jiang Liu <jiang.liu@huawei.com>
Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2012-07-24 16:20:05 +07:00
|
|
|
*val = PCI_EXP_SLTSTA_PDS;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(pcie_capability_read_dword);
|
|
|
|
|
|
|
|
int pcie_capability_write_word(struct pci_dev *dev, int pos, u16 val)
|
|
|
|
{
|
|
|
|
if (pos & 1)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (!pcie_capability_reg_implemented(dev, pos))
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
return pci_write_config_word(dev, pci_pcie_cap(dev) + pos, val);
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(pcie_capability_write_word);
|
|
|
|
|
|
|
|
int pcie_capability_write_dword(struct pci_dev *dev, int pos, u32 val)
|
|
|
|
{
|
|
|
|
if (pos & 3)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (!pcie_capability_reg_implemented(dev, pos))
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
return pci_write_config_dword(dev, pci_pcie_cap(dev) + pos, val);
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(pcie_capability_write_dword);
|
|
|
|
|
|
|
|
int pcie_capability_clear_and_set_word(struct pci_dev *dev, int pos,
|
|
|
|
u16 clear, u16 set)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
u16 val;
|
|
|
|
|
|
|
|
ret = pcie_capability_read_word(dev, pos, &val);
|
|
|
|
if (!ret) {
|
|
|
|
val &= ~clear;
|
|
|
|
val |= set;
|
|
|
|
ret = pcie_capability_write_word(dev, pos, val);
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(pcie_capability_clear_and_set_word);
|
|
|
|
|
|
|
|
int pcie_capability_clear_and_set_dword(struct pci_dev *dev, int pos,
|
|
|
|
u32 clear, u32 set)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
u32 val;
|
|
|
|
|
|
|
|
ret = pcie_capability_read_dword(dev, pos, &val);
|
|
|
|
if (!ret) {
|
|
|
|
val &= ~clear;
|
|
|
|
val |= set;
|
|
|
|
ret = pcie_capability_write_dword(dev, pos, val);
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(pcie_capability_clear_and_set_dword);
|