2012-11-17 23:00:45 +07:00
|
|
|
/ {
|
2013-07-26 20:18:05 +07:00
|
|
|
mbus {
|
2014-04-30 19:56:29 +07:00
|
|
|
pciec: pcie-controller {
|
2013-07-26 20:18:05 +07:00
|
|
|
compatible = "marvell,kirkwood-pcie";
|
|
|
|
status = "disabled";
|
|
|
|
device_type = "pci";
|
|
|
|
|
|
|
|
#address-cells = <3>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
|
|
|
|
bus-range = <0x00 0xff>;
|
|
|
|
|
|
|
|
ranges =
|
|
|
|
<0x82000000 0 0x40000 MBUS_ID(0xf0, 0x01) 0x40000 0 0x00002000
|
|
|
|
0x82000000 0 0x44000 MBUS_ID(0xf0, 0x01) 0x44000 0 0x00002000
|
|
|
|
0x82000000 0 0x80000 MBUS_ID(0xf0, 0x01) 0x80000 0 0x00002000
|
|
|
|
0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
|
|
|
|
0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */
|
|
|
|
0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 1.0 MEM */
|
|
|
|
0x81000000 0x2 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 1.0 IO */>;
|
|
|
|
|
2014-04-30 19:56:29 +07:00
|
|
|
pcie0: pcie@1,0 {
|
2013-07-26 20:18:05 +07:00
|
|
|
device_type = "pci";
|
|
|
|
assigned-addresses = <0x82000800 0 0x00040000 0 0x2000>;
|
|
|
|
reg = <0x0800 0 0 0 0>;
|
|
|
|
#address-cells = <3>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0
|
|
|
|
0x81000000 0 0 0x81000000 0x1 0 1 0>;
|
|
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
|
|
interrupt-map = <0 0 0 0 &intc 9>;
|
|
|
|
marvell,pcie-port = <0>;
|
|
|
|
marvell,pcie-lane = <0>;
|
|
|
|
clocks = <&gate_clk 2>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2014-04-30 19:56:29 +07:00
|
|
|
pcie1: pcie@2,0 {
|
2013-07-26 20:18:05 +07:00
|
|
|
device_type = "pci";
|
|
|
|
assigned-addresses = <0x82001000 0 0x00044000 0 0x2000>;
|
|
|
|
reg = <0x1000 0 0 0 0>;
|
|
|
|
#address-cells = <3>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
ranges = <0x82000000 0 0 0x82000000 0x2 0 1 0
|
|
|
|
0x81000000 0 0 0x81000000 0x2 0 1 0>;
|
|
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
|
|
interrupt-map = <0 0 0 0 &intc 10>;
|
|
|
|
marvell,pcie-port = <1>;
|
|
|
|
marvell,pcie-lane = <0>;
|
|
|
|
clocks = <&gate_clk 18>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2012-11-17 23:00:45 +07:00
|
|
|
ocp@f1000000 {
|
|
|
|
|
|
|
|
pinctrl: pinctrl@10000 {
|
|
|
|
compatible = "marvell,88f6282-pinctrl";
|
|
|
|
reg = <0x10000 0x20>;
|
|
|
|
|
2012-12-23 09:34:36 +07:00
|
|
|
pmx_nand: pmx-nand {
|
|
|
|
marvell,pins = "mpp0", "mpp1", "mpp2", "mpp3",
|
|
|
|
"mpp4", "mpp5", "mpp18", "mpp19";
|
|
|
|
marvell,function = "nand";
|
|
|
|
};
|
|
|
|
|
2012-11-17 23:00:45 +07:00
|
|
|
pmx_sata0: pmx-sata0 {
|
|
|
|
marvell,pins = "mpp5", "mpp21", "mpp23";
|
|
|
|
marvell,function = "sata0";
|
|
|
|
};
|
|
|
|
pmx_sata1: pmx-sata1 {
|
|
|
|
marvell,pins = "mpp4", "mpp20", "mpp22";
|
|
|
|
marvell,function = "sata1";
|
|
|
|
};
|
|
|
|
pmx_spi: pmx-spi {
|
|
|
|
marvell,pins = "mpp0", "mpp1", "mpp2", "mpp3";
|
|
|
|
marvell,function = "spi";
|
|
|
|
};
|
|
|
|
pmx_twsi0: pmx-twsi0 {
|
|
|
|
marvell,pins = "mpp8", "mpp9";
|
|
|
|
marvell,function = "twsi0";
|
|
|
|
};
|
2012-12-23 09:34:34 +07:00
|
|
|
|
|
|
|
pmx_twsi1: pmx-twsi1 {
|
|
|
|
marvell,pins = "mpp36", "mpp37";
|
|
|
|
marvell,function = "twsi1";
|
|
|
|
};
|
|
|
|
|
2012-11-17 23:00:45 +07:00
|
|
|
pmx_uart0: pmx-uart0 {
|
|
|
|
marvell,pins = "mpp10", "mpp11";
|
|
|
|
marvell,function = "uart0";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_uart1: pmx-uart1 {
|
|
|
|
marvell,pins = "mpp13", "mpp14";
|
|
|
|
marvell,function = "uart1";
|
|
|
|
};
|
2012-12-21 21:49:13 +07:00
|
|
|
pmx_sdio: pmx-sdio {
|
|
|
|
marvell,pins = "mpp12", "mpp13", "mpp14",
|
|
|
|
"mpp15", "mpp16", "mpp17";
|
|
|
|
marvell,function = "sdio";
|
|
|
|
};
|
2012-11-17 23:00:45 +07:00
|
|
|
};
|
2012-11-23 04:58:34 +07:00
|
|
|
|
2014-04-30 19:56:29 +07:00
|
|
|
thermal: thermal@10078 {
|
2013-12-23 00:16:36 +07:00
|
|
|
compatible = "marvell,kirkwood-thermal";
|
|
|
|
reg = <0x10078 0x4>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2014-04-30 19:56:29 +07:00
|
|
|
rtc: rtc@10300 {
|
2013-05-27 22:40:32 +07:00
|
|
|
compatible = "marvell,kirkwood-rtc", "marvell,orion-rtc";
|
|
|
|
reg = <0x10300 0x20>;
|
|
|
|
interrupts = <53>;
|
|
|
|
clocks = <&gate_clk 7>;
|
|
|
|
};
|
|
|
|
|
2014-04-30 19:56:29 +07:00
|
|
|
i2c1: i2c@11100 {
|
2013-12-23 00:16:36 +07:00
|
|
|
compatible = "marvell,mv64xxx-i2c";
|
|
|
|
reg = <0x11100 0x20>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
interrupts = <32>;
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
clocks = <&gate_clk 7>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2014-04-30 19:56:29 +07:00
|
|
|
sata: sata@80000 {
|
2013-05-27 22:40:32 +07:00
|
|
|
compatible = "marvell,orion-sata";
|
|
|
|
reg = <0x80000 0x5000>;
|
|
|
|
interrupts = <21>;
|
|
|
|
clocks = <&gate_clk 14>, <&gate_clk 15>;
|
|
|
|
clock-names = "0", "1";
|
2013-12-18 03:21:52 +07:00
|
|
|
phys = <&sata_phy0>, <&sata_phy1>;
|
|
|
|
phy-names = "port0", "port1";
|
2013-05-27 22:40:32 +07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2014-04-30 19:56:29 +07:00
|
|
|
sdio: mvsdio@90000 {
|
2013-05-27 22:40:32 +07:00
|
|
|
compatible = "marvell,orion-sdio";
|
|
|
|
reg = <0x90000 0x200>;
|
|
|
|
interrupts = <28>;
|
|
|
|
clocks = <&gate_clk 4>;
|
2013-11-15 21:20:24 +07:00
|
|
|
pinctrl-0 = <&pmx_sdio>;
|
|
|
|
pinctrl-names = "default";
|
2013-05-27 22:40:32 +07:00
|
|
|
bus-width = <4>;
|
|
|
|
cap-sdio-irq;
|
|
|
|
cap-sd-highspeed;
|
|
|
|
cap-mmc-highspeed;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-11-17 23:00:45 +07:00
|
|
|
};
|
2012-11-23 04:58:34 +07:00
|
|
|
};
|