2007-05-09 04:27:46 +07:00
|
|
|
/*
|
|
|
|
* linux/arch/arm/mm/proc-v7.S
|
|
|
|
*
|
|
|
|
* Copyright (C) 2001 Deep Blue Solutions Ltd.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This is the "shell" of the ARMv7 processor support.
|
|
|
|
*/
|
2009-04-28 01:02:22 +07:00
|
|
|
#include <linux/init.h>
|
2007-05-09 04:27:46 +07:00
|
|
|
#include <linux/linkage.h>
|
|
|
|
#include <asm/assembler.h>
|
|
|
|
#include <asm/asm-offsets.h>
|
2008-09-08 01:15:31 +07:00
|
|
|
#include <asm/hwcap.h>
|
2007-05-09 04:27:46 +07:00
|
|
|
#include <asm/pgtable-hwdef.h>
|
|
|
|
#include <asm/pgtable.h>
|
|
|
|
|
|
|
|
#include "proc-macros.S"
|
|
|
|
|
2011-11-23 00:30:29 +07:00
|
|
|
#ifdef CONFIG_ARM_LPAE
|
|
|
|
#include "proc-v7-3level.S"
|
|
|
|
#else
|
2011-11-23 00:30:28 +07:00
|
|
|
#include "proc-v7-2level.S"
|
2011-11-23 00:30:29 +07:00
|
|
|
#endif
|
2008-11-06 20:23:09 +07:00
|
|
|
|
2007-05-09 04:27:46 +07:00
|
|
|
ENTRY(cpu_v7_proc_init)
|
|
|
|
mov pc, lr
|
2008-08-28 17:22:32 +07:00
|
|
|
ENDPROC(cpu_v7_proc_init)
|
2007-05-09 04:27:46 +07:00
|
|
|
|
|
|
|
ENTRY(cpu_v7_proc_fin)
|
2010-01-19 23:01:33 +07:00
|
|
|
mrc p15, 0, r0, c1, c0, 0 @ ctrl register
|
|
|
|
bic r0, r0, #0x1000 @ ...i............
|
|
|
|
bic r0, r0, #0x0006 @ .............ca.
|
|
|
|
mcr p15, 0, r0, c1, c0, 0 @ disable caches
|
2010-07-26 18:22:12 +07:00
|
|
|
mov pc, lr
|
2008-08-28 17:22:32 +07:00
|
|
|
ENDPROC(cpu_v7_proc_fin)
|
2007-05-09 04:27:46 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* cpu_v7_reset(loc)
|
|
|
|
*
|
|
|
|
* Perform a soft reset of the system. Put the CPU into the
|
|
|
|
* same state as it would be if it had been reset, and branch
|
|
|
|
* to what would be the reset vector.
|
|
|
|
*
|
|
|
|
* - loc - location to jump to for soft reset
|
2011-06-06 18:27:34 +07:00
|
|
|
*
|
|
|
|
* This code must be executed using a flat identity mapping with
|
|
|
|
* caches disabled.
|
2007-05-09 04:27:46 +07:00
|
|
|
*/
|
|
|
|
.align 5
|
2011-11-15 20:25:04 +07:00
|
|
|
.pushsection .idmap.text, "ax"
|
2007-05-09 04:27:46 +07:00
|
|
|
ENTRY(cpu_v7_reset)
|
2011-06-06 18:27:34 +07:00
|
|
|
mrc p15, 0, r1, c1, c0, 0 @ ctrl register
|
|
|
|
bic r1, r1, #0x1 @ ...............m
|
2011-08-26 22:34:51 +07:00
|
|
|
THUMB( bic r1, r1, #1 << 30 ) @ SCTLR.TE (Thumb exceptions)
|
2011-06-06 18:27:34 +07:00
|
|
|
mcr p15, 0, r1, c1, c0, 0 @ disable MMU
|
|
|
|
isb
|
2007-05-09 04:27:46 +07:00
|
|
|
mov pc, r0
|
2008-08-28 17:22:32 +07:00
|
|
|
ENDPROC(cpu_v7_reset)
|
2011-11-15 20:25:04 +07:00
|
|
|
.popsection
|
2007-05-09 04:27:46 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* cpu_v7_do_idle()
|
|
|
|
*
|
|
|
|
* Idle the processor (eg, wait for interrupt).
|
|
|
|
*
|
|
|
|
* IRQs are already disabled.
|
|
|
|
*/
|
|
|
|
ENTRY(cpu_v7_do_idle)
|
2008-11-10 21:14:11 +07:00
|
|
|
dsb @ WFI may enter a low-power mode
|
2008-10-03 17:09:10 +07:00
|
|
|
wfi
|
2007-05-09 04:27:46 +07:00
|
|
|
mov pc, lr
|
2008-08-28 17:22:32 +07:00
|
|
|
ENDPROC(cpu_v7_do_idle)
|
2007-05-09 04:27:46 +07:00
|
|
|
|
|
|
|
ENTRY(cpu_v7_dcache_clean_area)
|
|
|
|
#ifndef TLB_CAN_READ_FROM_L1_CACHE
|
|
|
|
dcache_line_size r2, r3
|
|
|
|
1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
|
|
|
|
add r0, r0, r2
|
|
|
|
subs r1, r1, r2
|
|
|
|
bhi 1b
|
|
|
|
dsb
|
|
|
|
#endif
|
|
|
|
mov pc, lr
|
2008-08-28 17:22:32 +07:00
|
|
|
ENDPROC(cpu_v7_dcache_clean_area)
|
2007-05-09 04:27:46 +07:00
|
|
|
|
2011-06-23 23:26:19 +07:00
|
|
|
string cpu_v7_name, "ARMv7 Processor"
|
2007-05-09 04:27:46 +07:00
|
|
|
.align
|
|
|
|
|
2011-02-06 22:48:39 +07:00
|
|
|
/* Suspend/resume support: derived from arch/arm/mach-s5pv210/sleep.S */
|
|
|
|
.globl cpu_v7_suspend_size
|
2011-11-23 00:30:29 +07:00
|
|
|
.equ cpu_v7_suspend_size, 4 * 8
|
2011-10-02 02:09:39 +07:00
|
|
|
#ifdef CONFIG_ARM_CPU_SUSPEND
|
2011-02-06 22:48:39 +07:00
|
|
|
ENTRY(cpu_v7_do_suspend)
|
2011-08-28 04:39:09 +07:00
|
|
|
stmfd sp!, {r4 - r10, lr}
|
2011-02-06 22:48:39 +07:00
|
|
|
mrc p15, 0, r4, c13, c0, 0 @ FCSE/PID
|
2011-08-28 16:30:34 +07:00
|
|
|
mrc p15, 0, r5, c13, c0, 3 @ User r/o thread ID
|
|
|
|
stmia r0!, {r4 - r5}
|
2011-02-06 22:48:39 +07:00
|
|
|
mrc p15, 0, r6, c3, c0, 0 @ Domain ID
|
2011-08-28 04:39:09 +07:00
|
|
|
mrc p15, 0, r7, c2, c0, 1 @ TTB 1
|
2011-11-23 00:30:29 +07:00
|
|
|
mrc p15, 0, r11, c2, c0, 2 @ TTB control register
|
2011-08-28 04:39:09 +07:00
|
|
|
mrc p15, 0, r8, c1, c0, 0 @ Control register
|
|
|
|
mrc p15, 0, r9, c1, c0, 1 @ Auxiliary control register
|
|
|
|
mrc p15, 0, r10, c1, c0, 2 @ Co-processor access control
|
2011-11-23 00:30:29 +07:00
|
|
|
stmia r0, {r6 - r11}
|
2011-08-28 04:39:09 +07:00
|
|
|
ldmfd sp!, {r4 - r10, pc}
|
2011-02-06 22:48:39 +07:00
|
|
|
ENDPROC(cpu_v7_do_suspend)
|
|
|
|
|
|
|
|
ENTRY(cpu_v7_do_resume)
|
|
|
|
mov ip, #0
|
|
|
|
mcr p15, 0, ip, c8, c7, 0 @ invalidate TLBs
|
|
|
|
mcr p15, 0, ip, c7, c5, 0 @ invalidate I cache
|
2011-08-28 16:30:34 +07:00
|
|
|
mcr p15, 0, ip, c13, c0, 1 @ set reserved context ID
|
|
|
|
ldmia r0!, {r4 - r5}
|
2011-02-06 22:48:39 +07:00
|
|
|
mcr p15, 0, r4, c13, c0, 0 @ FCSE/PID
|
2011-08-28 16:30:34 +07:00
|
|
|
mcr p15, 0, r5, c13, c0, 3 @ User r/o thread ID
|
2011-11-23 00:30:29 +07:00
|
|
|
ldmia r0, {r6 - r11}
|
2011-02-06 22:48:39 +07:00
|
|
|
mcr p15, 0, r6, c3, c0, 0 @ Domain ID
|
2011-11-23 00:30:29 +07:00
|
|
|
#ifndef CONFIG_ARM_LPAE
|
2011-08-28 04:39:09 +07:00
|
|
|
ALT_SMP(orr r1, r1, #TTB_FLAGS_SMP)
|
|
|
|
ALT_UP(orr r1, r1, #TTB_FLAGS_UP)
|
2011-11-23 00:30:29 +07:00
|
|
|
#endif
|
2011-08-28 04:39:09 +07:00
|
|
|
mcr p15, 0, r1, c2, c0, 0 @ TTB 0
|
|
|
|
mcr p15, 0, r7, c2, c0, 1 @ TTB 1
|
2011-11-23 00:30:29 +07:00
|
|
|
mcr p15, 0, r11, c2, c0, 2 @ TTB control register
|
2011-08-27 04:44:59 +07:00
|
|
|
mrc p15, 0, r4, c1, c0, 1 @ Read Auxiliary control register
|
2011-08-28 04:39:09 +07:00
|
|
|
teq r4, r9 @ Is it already set?
|
|
|
|
mcrne p15, 0, r9, c1, c0, 1 @ No, so write it
|
|
|
|
mcr p15, 0, r10, c1, c0, 2 @ Co-processor access control
|
2011-02-06 22:48:39 +07:00
|
|
|
ldr r4, =PRRR @ PRRR
|
|
|
|
ldr r5, =NMRR @ NMRR
|
|
|
|
mcr p15, 0, r4, c10, c2, 0 @ write PRRR
|
|
|
|
mcr p15, 0, r5, c10, c2, 1 @ write NMRR
|
|
|
|
isb
|
2011-08-27 06:37:38 +07:00
|
|
|
dsb
|
2011-08-28 04:39:09 +07:00
|
|
|
mov r0, r8 @ control register
|
2011-02-06 22:48:39 +07:00
|
|
|
b cpu_resume_mmu
|
|
|
|
ENDPROC(cpu_v7_do_resume)
|
|
|
|
#endif
|
|
|
|
|
2010-10-01 21:37:05 +07:00
|
|
|
__CPUINIT
|
2007-05-09 04:27:46 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* __v7_setup
|
|
|
|
*
|
|
|
|
* Initialise TLB, Caches, and MMU state ready to switch the MMU
|
|
|
|
* on. Return in r0 the new CP15 C1 control register setting.
|
|
|
|
*
|
|
|
|
* This should be able to cover all ARMv7 cores.
|
|
|
|
*
|
|
|
|
* It is assumed that:
|
|
|
|
* - cache type register is implemented
|
|
|
|
*/
|
2011-05-20 20:39:29 +07:00
|
|
|
__v7_ca5mp_setup:
|
2010-09-17 22:42:10 +07:00
|
|
|
__v7_ca9mp_setup:
|
2011-01-13 00:10:45 +07:00
|
|
|
mov r10, #(1 << 0) @ TLB ops broadcasting
|
|
|
|
b 1f
|
2011-12-10 02:00:39 +07:00
|
|
|
__v7_ca7mp_setup:
|
2011-01-13 00:10:45 +07:00
|
|
|
__v7_ca15mp_setup:
|
|
|
|
mov r10, #0
|
|
|
|
1:
|
2008-11-06 20:23:09 +07:00
|
|
|
#ifdef CONFIG_SMP
|
2010-09-04 16:47:48 +07:00
|
|
|
ALT_SMP(mrc p15, 0, r0, c1, c0, 1)
|
|
|
|
ALT_UP(mov r0, #(1 << 6)) @ fake it for UP
|
2009-11-04 19:16:38 +07:00
|
|
|
tst r0, #(1 << 6) @ SMP/nAMP mode enabled?
|
2011-01-13 00:10:45 +07:00
|
|
|
orreq r0, r0, #(1 << 6) @ Enable SMP/nAMP mode
|
|
|
|
orreq r0, r0, r10 @ Enable CPU-specific SMP bits
|
|
|
|
mcreq p15, 0, r0, c1, c0, 1
|
2008-11-06 20:23:09 +07:00
|
|
|
#endif
|
2010-09-17 22:42:10 +07:00
|
|
|
__v7_setup:
|
2007-05-09 04:27:46 +07:00
|
|
|
adr r12, __v7_setup_stack @ the local stack
|
|
|
|
stmia r12, {r0-r5, r7, r9, r11, lr}
|
|
|
|
bl v7_flush_dcache_all
|
|
|
|
ldmia r12, {r0-r5, r7, r9, r11, lr}
|
2009-06-01 18:50:33 +07:00
|
|
|
|
|
|
|
mrc p15, 0, r0, c0, c0, 0 @ read main ID register
|
|
|
|
and r10, r0, #0xff000000 @ ARM?
|
|
|
|
teq r10, #0x41000000
|
2010-09-14 15:51:43 +07:00
|
|
|
bne 3f
|
2009-06-01 18:50:33 +07:00
|
|
|
and r5, r0, #0x00f00000 @ variant
|
|
|
|
and r6, r0, #0x0000000f @ revision
|
2010-09-14 15:50:03 +07:00
|
|
|
orr r6, r6, r5, lsr #20-4 @ combine variant and revision
|
|
|
|
ubfx r0, r0, #4, #12 @ primary part number
|
2009-06-01 18:50:33 +07:00
|
|
|
|
2010-09-14 15:50:03 +07:00
|
|
|
/* Cortex-A8 Errata */
|
|
|
|
ldr r10, =0x00000c08 @ Cortex-A8 primary part number
|
|
|
|
teq r0, r10
|
|
|
|
bne 2f
|
2009-04-30 23:06:09 +07:00
|
|
|
#ifdef CONFIG_ARM_ERRATA_430973
|
2009-06-01 18:50:33 +07:00
|
|
|
teq r5, #0x00100000 @ only present in r1p*
|
|
|
|
mrceq p15, 0, r10, c1, c0, 1 @ read aux control register
|
|
|
|
orreq r10, r10, #(1 << 6) @ set IBE to 1
|
|
|
|
mcreq p15, 0, r10, c1, c0, 1 @ write aux control register
|
2009-04-30 23:06:15 +07:00
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARM_ERRATA_458693
|
2010-09-14 15:50:03 +07:00
|
|
|
teq r6, #0x20 @ only present in r2p0
|
2009-06-01 18:50:33 +07:00
|
|
|
mrceq p15, 0, r10, c1, c0, 1 @ read aux control register
|
|
|
|
orreq r10, r10, #(1 << 5) @ set L1NEON to 1
|
|
|
|
orreq r10, r10, #(1 << 9) @ set PLDNOP to 1
|
|
|
|
mcreq p15, 0, r10, c1, c0, 1 @ write aux control register
|
2009-04-30 23:06:20 +07:00
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARM_ERRATA_460075
|
2010-09-14 15:50:03 +07:00
|
|
|
teq r6, #0x20 @ only present in r2p0
|
2009-06-01 18:50:33 +07:00
|
|
|
mrceq p15, 1, r10, c9, c0, 2 @ read L2 cache aux ctrl register
|
|
|
|
tsteq r10, #1 << 22
|
|
|
|
orreq r10, r10, #(1 << 22) @ set the Write Allocate disable bit
|
|
|
|
mcreq p15, 1, r10, c9, c0, 2 @ write the L2 cache aux ctrl register
|
2009-04-30 23:06:09 +07:00
|
|
|
#endif
|
2010-09-14 15:51:43 +07:00
|
|
|
b 3f
|
|
|
|
|
|
|
|
/* Cortex-A9 Errata */
|
|
|
|
2: ldr r10, =0x00000c09 @ Cortex-A9 primary part number
|
|
|
|
teq r0, r10
|
|
|
|
bne 3f
|
|
|
|
#ifdef CONFIG_ARM_ERRATA_742230
|
|
|
|
cmp r6, #0x22 @ only present up to r2p2
|
|
|
|
mrcle p15, 0, r10, c15, c0, 1 @ read diagnostic register
|
|
|
|
orrle r10, r10, #1 << 4 @ set bit #4
|
|
|
|
mcrle p15, 0, r10, c15, c0, 1 @ write diagnostic register
|
|
|
|
#endif
|
2010-09-14 15:53:02 +07:00
|
|
|
#ifdef CONFIG_ARM_ERRATA_742231
|
|
|
|
teq r6, #0x20 @ present in r2p0
|
|
|
|
teqne r6, #0x21 @ present in r2p1
|
|
|
|
teqne r6, #0x22 @ present in r2p2
|
|
|
|
mrceq p15, 0, r10, c15, c0, 1 @ read diagnostic register
|
|
|
|
orreq r10, r10, #1 << 12 @ set bit #12
|
|
|
|
orreq r10, r10, #1 << 22 @ set bit #22
|
|
|
|
mcreq p15, 0, r10, c15, c0, 1 @ write diagnostic register
|
|
|
|
#endif
|
2010-09-28 20:02:02 +07:00
|
|
|
#ifdef CONFIG_ARM_ERRATA_743622
|
2012-02-24 18:12:38 +07:00
|
|
|
teq r5, #0x00200000 @ only present in r2p*
|
2010-09-28 20:02:02 +07:00
|
|
|
mrceq p15, 0, r10, c15, c0, 1 @ read diagnostic register
|
|
|
|
orreq r10, r10, #1 << 6 @ set bit #6
|
|
|
|
mcreq p15, 0, r10, c15, c0, 1 @ write diagnostic register
|
|
|
|
#endif
|
2011-12-08 19:41:06 +07:00
|
|
|
#if defined(CONFIG_ARM_ERRATA_751472) && defined(CONFIG_SMP)
|
|
|
|
ALT_SMP(cmp r6, #0x30) @ present prior to r3p0
|
|
|
|
ALT_UP_B(1f)
|
2011-02-18 22:36:35 +07:00
|
|
|
mrclt p15, 0, r10, c15, c0, 1 @ read diagnostic register
|
|
|
|
orrlt r10, r10, #1 << 11 @ set bit #11
|
|
|
|
mcrlt p15, 0, r10, c15, c0, 1 @ write diagnostic register
|
2011-12-08 19:41:06 +07:00
|
|
|
1:
|
2011-02-18 22:36:35 +07:00
|
|
|
#endif
|
2009-06-01 18:50:33 +07:00
|
|
|
|
2010-09-14 15:51:43 +07:00
|
|
|
3: mov r10, #0
|
2007-05-09 04:27:46 +07:00
|
|
|
mcr p15, 0, r10, c7, c5, 0 @ I+BTB cache invalidate
|
|
|
|
dsb
|
2007-07-20 17:43:02 +07:00
|
|
|
#ifdef CONFIG_MMU
|
2007-05-09 04:27:46 +07:00
|
|
|
mcr p15, 0, r10, c8, c7, 0 @ invalidate I + D TLBs
|
2011-11-23 00:30:28 +07:00
|
|
|
v7_ttb_setup r10, r4, r8, r5 @ TTBCR, TTBRx setup
|
2011-02-06 22:48:39 +07:00
|
|
|
ldr r5, =PRRR @ PRRR
|
|
|
|
ldr r6, =NMRR @ NMRR
|
2008-09-15 23:23:10 +07:00
|
|
|
mcr p15, 0, r5, c10, c2, 0 @ write PRRR
|
|
|
|
mcr p15, 0, r6, c10, c2, 1 @ write NMRR
|
2012-04-12 23:45:25 +07:00
|
|
|
#endif
|
|
|
|
#ifndef CONFIG_ARM_THUMBEE
|
|
|
|
mrc p15, 0, r0, c0, c1, 0 @ read ID_PFR0 for ThumbEE
|
|
|
|
and r0, r0, #(0xf << 12) @ ThumbEE enabled field
|
|
|
|
teq r0, #(1 << 12) @ check if ThumbEE is present
|
|
|
|
bne 1f
|
|
|
|
mov r5, #0
|
|
|
|
mcr p14, 6, r5, c1, c0, 0 @ Initialize TEEHBR to 0
|
|
|
|
mrc p14, 6, r0, c0, c0, 0 @ load TEECR
|
|
|
|
orr r0, r0, #1 @ set the 1st bit in order to
|
|
|
|
mcr p14, 6, r0, c0, c0, 0 @ stop userspace TEEHBR access
|
|
|
|
1:
|
2009-07-24 18:35:06 +07:00
|
|
|
#endif
|
2007-07-20 17:43:02 +07:00
|
|
|
adr r5, v7_crval
|
|
|
|
ldmia r5, {r5, r6}
|
2009-05-30 20:00:18 +07:00
|
|
|
#ifdef CONFIG_CPU_ENDIAN_BE8
|
|
|
|
orr r6, r6, #1 << 25 @ big-endian page tables
|
2010-09-17 00:00:47 +07:00
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_SWP_EMULATE
|
|
|
|
orr r5, r5, #(1 << 10) @ set SW bit in "clear"
|
|
|
|
bic r6, r6, #(1 << 10) @ clear it in "mmuset"
|
2009-05-30 20:00:18 +07:00
|
|
|
#endif
|
2007-07-20 17:43:02 +07:00
|
|
|
mrc p15, 0, r0, c1, c0, 0 @ read control register
|
|
|
|
bic r0, r0, r5 @ clear bits them
|
|
|
|
orr r0, r0, r6 @ set them
|
2009-07-24 18:32:56 +07:00
|
|
|
THUMB( orr r0, r0, #1 << 30 ) @ Thumb exceptions
|
2007-05-09 04:27:46 +07:00
|
|
|
mov pc, lr @ return to head.S:__ret
|
2008-08-28 17:22:32 +07:00
|
|
|
ENDPROC(__v7_setup)
|
2007-05-09 04:27:46 +07:00
|
|
|
|
2011-11-23 00:30:28 +07:00
|
|
|
.align 2
|
2007-05-09 04:27:46 +07:00
|
|
|
__v7_setup_stack:
|
|
|
|
.space 4 * 11 @ 11 registers
|
|
|
|
|
2010-10-01 21:37:05 +07:00
|
|
|
__INITDATA
|
|
|
|
|
2011-06-23 23:26:19 +07:00
|
|
|
@ define struct processor (see <asm/proc-fns.h> and proc-macros.S)
|
|
|
|
define_processor_functions v7, dabort=v7_early_abort, pabort=v7_pabort, suspend=1
|
2007-05-09 04:27:46 +07:00
|
|
|
|
2010-10-01 21:37:05 +07:00
|
|
|
.section ".rodata"
|
|
|
|
|
2011-06-23 23:26:19 +07:00
|
|
|
string cpu_arch_name, "armv7"
|
|
|
|
string cpu_elf_name, "v7"
|
2007-05-09 04:27:46 +07:00
|
|
|
.align
|
|
|
|
|
|
|
|
.section ".proc.info.init", #alloc, #execinstr
|
|
|
|
|
2011-05-20 20:39:28 +07:00
|
|
|
/*
|
|
|
|
* Standard v7 proc info content
|
|
|
|
*/
|
|
|
|
.macro __v7_proc initfunc, mm_mmuflags = 0, io_mmuflags = 0, hwcaps = 0
|
|
|
|
ALT_SMP(.long PMD_TYPE_SECT | PMD_SECT_AP_WRITE | PMD_SECT_AP_READ | \
|
2011-11-23 00:30:29 +07:00
|
|
|
PMD_SECT_AF | PMD_FLAGS_SMP | \mm_mmuflags)
|
2011-05-20 20:39:28 +07:00
|
|
|
ALT_UP(.long PMD_TYPE_SECT | PMD_SECT_AP_WRITE | PMD_SECT_AP_READ | \
|
2011-11-23 00:30:29 +07:00
|
|
|
PMD_SECT_AF | PMD_FLAGS_UP | \mm_mmuflags)
|
|
|
|
.long PMD_TYPE_SECT | PMD_SECT_AP_WRITE | \
|
|
|
|
PMD_SECT_AP_READ | PMD_SECT_AF | \io_mmuflags
|
2011-05-20 20:39:28 +07:00
|
|
|
W(b) \initfunc
|
2010-09-17 22:42:10 +07:00
|
|
|
.long cpu_arch_name
|
|
|
|
.long cpu_elf_name
|
2011-05-20 20:39:28 +07:00
|
|
|
.long HWCAP_SWP | HWCAP_HALF | HWCAP_THUMB | HWCAP_FAST_MULT | \
|
|
|
|
HWCAP_EDSP | HWCAP_TLS | \hwcaps
|
2010-09-17 22:42:10 +07:00
|
|
|
.long cpu_v7_name
|
|
|
|
.long v7_processor_functions
|
|
|
|
.long v7wbi_tlb_fns
|
|
|
|
.long v6_user_fns
|
|
|
|
.long v7_cache_fns
|
2011-05-20 20:39:28 +07:00
|
|
|
.endm
|
|
|
|
|
2011-11-23 00:30:29 +07:00
|
|
|
#ifndef CONFIG_ARM_LPAE
|
2011-05-20 20:39:29 +07:00
|
|
|
/*
|
|
|
|
* ARM Ltd. Cortex A5 processor.
|
|
|
|
*/
|
|
|
|
.type __v7_ca5mp_proc_info, #object
|
|
|
|
__v7_ca5mp_proc_info:
|
|
|
|
.long 0x410fc050
|
|
|
|
.long 0xff0ffff0
|
|
|
|
__v7_proc __v7_ca5mp_setup
|
|
|
|
.size __v7_ca5mp_proc_info, . - __v7_ca5mp_proc_info
|
|
|
|
|
2011-05-20 20:39:28 +07:00
|
|
|
/*
|
|
|
|
* ARM Ltd. Cortex A9 processor.
|
|
|
|
*/
|
|
|
|
.type __v7_ca9mp_proc_info, #object
|
|
|
|
__v7_ca9mp_proc_info:
|
|
|
|
.long 0x410fc090
|
|
|
|
.long 0xff0ffff0
|
|
|
|
__v7_proc __v7_ca9mp_setup
|
2010-09-17 22:42:10 +07:00
|
|
|
.size __v7_ca9mp_proc_info, . - __v7_ca9mp_proc_info
|
2011-11-23 00:30:29 +07:00
|
|
|
#endif /* CONFIG_ARM_LPAE */
|
2010-09-17 22:42:10 +07:00
|
|
|
|
2012-01-20 18:01:14 +07:00
|
|
|
/*
|
|
|
|
* ARM Ltd. Cortex A7 processor.
|
|
|
|
*/
|
|
|
|
.type __v7_ca7mp_proc_info, #object
|
|
|
|
__v7_ca7mp_proc_info:
|
|
|
|
.long 0x410fc070
|
|
|
|
.long 0xff0ffff0
|
|
|
|
__v7_proc __v7_ca7mp_setup, hwcaps = HWCAP_IDIV
|
|
|
|
.size __v7_ca7mp_proc_info, . - __v7_ca7mp_proc_info
|
|
|
|
|
2011-01-13 00:10:45 +07:00
|
|
|
/*
|
|
|
|
* ARM Ltd. Cortex A15 processor.
|
|
|
|
*/
|
|
|
|
.type __v7_ca15mp_proc_info, #object
|
|
|
|
__v7_ca15mp_proc_info:
|
|
|
|
.long 0x410fc0f0
|
|
|
|
.long 0xff0ffff0
|
|
|
|
__v7_proc __v7_ca15mp_setup, hwcaps = HWCAP_IDIV
|
|
|
|
.size __v7_ca15mp_proc_info, . - __v7_ca15mp_proc_info
|
|
|
|
|
2007-05-09 04:27:46 +07:00
|
|
|
/*
|
|
|
|
* Match any ARMv7 processor core.
|
|
|
|
*/
|
|
|
|
.type __v7_proc_info, #object
|
|
|
|
__v7_proc_info:
|
|
|
|
.long 0x000f0000 @ Required ID value
|
|
|
|
.long 0x000f0000 @ Mask for ID
|
2011-05-20 20:39:28 +07:00
|
|
|
__v7_proc __v7_setup
|
2007-05-09 04:27:46 +07:00
|
|
|
.size __v7_proc_info, . - __v7_proc_info
|