This website requires JavaScript.
Explore
Help
Register
Sign In
AuxXxilium
/
linux_dsm_epyc7002
Watch
1
Star
0
Fork
0
You've already forked linux_dsm_epyc7002
mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced
2024-12-20 23:38:21 +07:00
Code
Issues
Actions
Packages
Projects
Releases
Wiki
Activity
d544e918ff
linux_dsm_epyc7002
/
drivers
/
soc
/
xilinx
/
Makefile
3 lines
74 B
Makefile
Raw
Normal View
History
Unescape
Escape
soc: xilinx: Create folder structure for soc specific drivers Create directory structure with Makefile/Kconfig for adding xilinx soc specific drivers. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
2017-12-19 20:15:25 +07:00
# SPDX-License-Identifier: GPL-2.0
soc: xilinx: xlnx_vcu: Add Xilinx ZYNQMP VCU logicoreIP init driver Xilinx ZYNQMP logicoreIP Init driver is based on the new LogiCoreIP design created. This driver provides the processing system and programmable logic isolation. Set the frequency based on the clock information get from the logicoreIP register set. Signed-off-by: Dhaval Shah <dshah@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
2017-12-22 01:33:06 +07:00
obj-$(CONFIG_XILINX_VCU)
+=
xlnx_vcu.o
Reference in New Issue
Copy Permalink