2013-01-07 19:37:30 +07:00
|
|
|
/*
|
2014-08-31 09:52:48 +07:00
|
|
|
* ITE IT913X silicon tuner driver
|
2013-01-07 19:37:30 +07:00
|
|
|
*
|
|
|
|
* Copyright (C) 2011 Malcolm Priestley (tvboxspy@gmail.com)
|
|
|
|
* IT9137 Copyright (C) ITE Tech Inc.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
*
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*/
|
|
|
|
|
2014-08-28 12:07:08 +07:00
|
|
|
#include "it913x.h"
|
|
|
|
#include <linux/regmap.h>
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-27 06:11:08 +07:00
|
|
|
struct it913x_dev {
|
2014-08-27 03:14:16 +07:00
|
|
|
struct i2c_client *client;
|
2014-08-27 07:45:33 +07:00
|
|
|
struct regmap *regmap;
|
2014-08-27 03:14:16 +07:00
|
|
|
struct dvb_frontend *fe;
|
2014-08-27 13:59:27 +07:00
|
|
|
u8 chip_ver:2;
|
|
|
|
u8 role:2;
|
2014-08-31 09:52:48 +07:00
|
|
|
u16 xtal;
|
|
|
|
u8 fdiv;
|
|
|
|
u8 clk_mode;
|
|
|
|
u32 fn_min;
|
|
|
|
bool active;
|
2013-01-07 19:37:30 +07:00
|
|
|
};
|
|
|
|
|
2013-02-27 06:57:01 +07:00
|
|
|
static int it913x_init(struct dvb_frontend *fe)
|
2013-01-07 19:37:30 +07:00
|
|
|
{
|
2014-08-27 06:11:08 +07:00
|
|
|
struct it913x_dev *dev = fe->tuner_priv;
|
2014-08-31 10:29:33 +07:00
|
|
|
int ret;
|
2014-08-31 09:52:48 +07:00
|
|
|
unsigned int utmp;
|
|
|
|
u8 iqik_m_cal, nv_val, buf[2];
|
|
|
|
static const u8 nv[] = {48, 32, 24, 16, 12, 8, 6, 4, 2};
|
2014-08-31 10:29:33 +07:00
|
|
|
unsigned long timeout;
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
dev_dbg(&dev->client->dev, "role %u\n", dev->role);
|
|
|
|
|
|
|
|
ret = regmap_write(dev->regmap, 0x80ec4c, 0x68);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
usleep_range(10000, 100000);
|
|
|
|
|
|
|
|
ret = regmap_read(dev->regmap, 0x80ec86, &utmp);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
switch (utmp) {
|
2013-01-07 19:37:30 +07:00
|
|
|
case 0:
|
2014-08-31 09:52:48 +07:00
|
|
|
/* 12.000 MHz */
|
|
|
|
dev->clk_mode = utmp;
|
|
|
|
dev->xtal = 2000;
|
|
|
|
dev->fdiv = 3;
|
|
|
|
iqik_m_cal = 16;
|
2013-01-07 19:37:30 +07:00
|
|
|
break;
|
|
|
|
case 1:
|
2014-08-31 09:52:48 +07:00
|
|
|
/* 20.480 MHz */
|
|
|
|
dev->clk_mode = utmp;
|
|
|
|
dev->xtal = 640;
|
|
|
|
dev->fdiv = 1;
|
|
|
|
iqik_m_cal = 6;
|
2013-01-07 19:37:30 +07:00
|
|
|
break;
|
2014-08-31 09:52:48 +07:00
|
|
|
default:
|
|
|
|
dev_err(&dev->client->dev, "unknown clock identifier %d\n", utmp);
|
|
|
|
goto err;
|
2013-01-07 19:37:30 +07:00
|
|
|
}
|
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
ret = regmap_read(dev->regmap, 0x80ed03, &utmp);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
else if (utmp < ARRAY_SIZE(nv))
|
|
|
|
nv_val = nv[utmp];
|
2013-01-07 19:37:30 +07:00
|
|
|
else
|
|
|
|
nv_val = 2;
|
|
|
|
|
2014-08-31 10:29:33 +07:00
|
|
|
#define TIMEOUT 50
|
|
|
|
timeout = jiffies + msecs_to_jiffies(TIMEOUT);
|
|
|
|
while (!time_after(jiffies, timeout)) {
|
2014-08-31 09:52:48 +07:00
|
|
|
ret = regmap_bulk_read(dev->regmap, 0x80ed23, buf, 2);
|
2014-08-27 07:45:33 +07:00
|
|
|
if (ret)
|
2014-08-31 09:52:48 +07:00
|
|
|
goto err;
|
|
|
|
|
|
|
|
utmp = (buf[1] << 8) | (buf[0] << 0);
|
|
|
|
if (utmp)
|
|
|
|
break;
|
2013-01-07 19:37:30 +07:00
|
|
|
}
|
|
|
|
|
2014-08-31 10:29:33 +07:00
|
|
|
dev_dbg(&dev->client->dev, "r_fbc_m_bdry took %u ms, val %u\n",
|
|
|
|
jiffies_to_msecs(jiffies) -
|
|
|
|
(jiffies_to_msecs(timeout) - TIMEOUT), utmp);
|
2014-08-31 09:52:48 +07:00
|
|
|
|
|
|
|
dev->fn_min = dev->xtal * utmp;
|
|
|
|
dev->fn_min /= (dev->fdiv * nv_val);
|
|
|
|
dev->fn_min *= 1000;
|
|
|
|
dev_dbg(&dev->client->dev, "fn_min %u\n", dev->fn_min);
|
|
|
|
|
2014-08-31 10:29:33 +07:00
|
|
|
/*
|
|
|
|
* Chip version BX never sets that flag so we just wait 50ms in that
|
|
|
|
* case. It is possible poll BX similarly than AX and then timeout in
|
|
|
|
* order to get 50ms delay, but that causes about 120 extra I2C
|
|
|
|
* messages. As for now, we just wait and reduce IO.
|
|
|
|
*/
|
2014-08-31 09:52:48 +07:00
|
|
|
if (dev->chip_ver == 1) {
|
2014-08-31 10:29:33 +07:00
|
|
|
#define TIMEOUT 50
|
|
|
|
timeout = jiffies + msecs_to_jiffies(TIMEOUT);
|
|
|
|
while (!time_after(jiffies, timeout)) {
|
2014-08-31 09:52:48 +07:00
|
|
|
ret = regmap_read(dev->regmap, 0x80ec82, &utmp);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
if (utmp)
|
2013-01-07 19:37:30 +07:00
|
|
|
break;
|
|
|
|
}
|
2014-08-31 09:52:48 +07:00
|
|
|
|
2014-08-31 10:29:33 +07:00
|
|
|
dev_dbg(&dev->client->dev, "p_tsm_init_mode took %u ms, val %u\n",
|
|
|
|
jiffies_to_msecs(jiffies) -
|
|
|
|
(jiffies_to_msecs(timeout) - TIMEOUT), utmp);
|
2014-08-31 09:52:48 +07:00
|
|
|
} else {
|
|
|
|
msleep(50);
|
2013-01-07 19:37:30 +07:00
|
|
|
}
|
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
ret = regmap_write(dev->regmap, 0x80ed81, iqik_m_cal);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
ret = regmap_write(dev->regmap, 0x80ec57, 0x00);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
ret = regmap_write(dev->regmap, 0x80ec58, 0x00);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
ret = regmap_write(dev->regmap, 0x80ec40, 0x01);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
dev->active = true;
|
2013-02-28 09:29:02 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
return 0;
|
|
|
|
err:
|
|
|
|
dev_dbg(&dev->client->dev, "failed %d\n", ret);
|
|
|
|
return ret;
|
2013-01-07 19:37:30 +07:00
|
|
|
}
|
|
|
|
|
2014-08-27 13:59:27 +07:00
|
|
|
static int it913x_sleep(struct dvb_frontend *fe)
|
|
|
|
{
|
|
|
|
struct it913x_dev *dev = fe->tuner_priv;
|
|
|
|
int ret, len;
|
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
dev_dbg(&dev->client->dev, "role %u\n", dev->role);
|
|
|
|
|
|
|
|
dev->active = false;
|
2014-08-27 13:59:27 +07:00
|
|
|
|
|
|
|
ret = regmap_bulk_write(dev->regmap, 0x80ec40, "\x00", 1);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Writing '0x00' to master tuner register '0x80ec08' causes slave tuner
|
|
|
|
* communication lost. Due to that, we cannot put master full sleep.
|
|
|
|
*/
|
|
|
|
if (dev->role == IT913X_ROLE_DUAL_MASTER)
|
|
|
|
len = 4;
|
|
|
|
else
|
|
|
|
len = 15;
|
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
dev_dbg(&dev->client->dev, "role %u, len %d\n", dev->role, len);
|
2014-08-27 13:59:27 +07:00
|
|
|
|
|
|
|
ret = regmap_bulk_write(dev->regmap, 0x80ec02,
|
|
|
|
"\x3f\x1f\x3f\x3e\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00",
|
|
|
|
len);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
ret = regmap_bulk_write(dev->regmap, 0x80ec12, "\x00\x00\x00\x00", 4);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
ret = regmap_bulk_write(dev->regmap, 0x80ec17,
|
|
|
|
"\x00\x00\x00\x00\x00\x00\x00\x00\x00", 9);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
ret = regmap_bulk_write(dev->regmap, 0x80ec22,
|
|
|
|
"\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00", 10);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
ret = regmap_bulk_write(dev->regmap, 0x80ec20, "\x00", 1);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
ret = regmap_bulk_write(dev->regmap, 0x80ec3f, "\x01", 1);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
err:
|
|
|
|
dev_dbg(&dev->client->dev, "failed %d\n", ret);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
static int it913x_set_params(struct dvb_frontend *fe)
|
2013-01-07 19:37:30 +07:00
|
|
|
{
|
2014-08-27 06:11:08 +07:00
|
|
|
struct it913x_dev *dev = fe->tuner_priv;
|
2014-08-31 09:52:48 +07:00
|
|
|
struct dtv_frontend_properties *c = &fe->dtv_property_cache;
|
2014-08-27 04:56:46 +07:00
|
|
|
int ret;
|
2014-08-31 09:52:48 +07:00
|
|
|
unsigned int utmp;
|
|
|
|
u32 pre_lo_freq, t_cal_freq;
|
|
|
|
u16 iqik_m_cal, n_div;
|
|
|
|
u8 u8tmp, n, l_band, lna_band;
|
2014-08-28 12:07:08 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
dev_dbg(&dev->client->dev, "role=%u, frequency %u, bandwidth_hz %u\n",
|
|
|
|
dev->role, c->frequency, c->bandwidth_hz);
|
2014-08-28 12:07:08 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
if (!dev->active) {
|
|
|
|
ret = -EINVAL;
|
2014-08-28 12:07:08 +07:00
|
|
|
goto err;
|
2014-08-31 09:52:48 +07:00
|
|
|
}
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
if (c->frequency <= 74000000) {
|
2013-01-07 19:37:30 +07:00
|
|
|
n_div = 48;
|
|
|
|
n = 0;
|
2014-08-31 09:52:48 +07:00
|
|
|
} else if (c->frequency <= 111000000) {
|
2013-01-07 19:37:30 +07:00
|
|
|
n_div = 32;
|
|
|
|
n = 1;
|
2014-08-31 09:52:48 +07:00
|
|
|
} else if (c->frequency <= 148000000) {
|
2013-01-07 19:37:30 +07:00
|
|
|
n_div = 24;
|
|
|
|
n = 2;
|
2014-08-31 09:52:48 +07:00
|
|
|
} else if (c->frequency <= 222000000) {
|
2013-01-07 19:37:30 +07:00
|
|
|
n_div = 16;
|
|
|
|
n = 3;
|
2014-08-31 09:52:48 +07:00
|
|
|
} else if (c->frequency <= 296000000) {
|
2013-01-07 19:37:30 +07:00
|
|
|
n_div = 12;
|
|
|
|
n = 4;
|
2014-08-31 09:52:48 +07:00
|
|
|
} else if (c->frequency <= 445000000) {
|
2013-01-07 19:37:30 +07:00
|
|
|
n_div = 8;
|
|
|
|
n = 5;
|
2014-08-31 09:52:48 +07:00
|
|
|
} else if (c->frequency <= dev->fn_min) {
|
2013-01-07 19:37:30 +07:00
|
|
|
n_div = 6;
|
|
|
|
n = 6;
|
2014-08-31 09:52:48 +07:00
|
|
|
} else if (c->frequency <= 950000000) {
|
2013-01-07 19:37:30 +07:00
|
|
|
n_div = 4;
|
|
|
|
n = 7;
|
2014-08-31 09:52:48 +07:00
|
|
|
} else {
|
2013-01-07 19:37:30 +07:00
|
|
|
n_div = 2;
|
|
|
|
n = 0;
|
2014-08-31 09:52:48 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
ret = regmap_read(dev->regmap, 0x80ed81, &utmp);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
iqik_m_cal = utmp * n_div;
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
if (utmp < 0x20) {
|
|
|
|
if (dev->clk_mode == 0)
|
2013-01-07 19:37:30 +07:00
|
|
|
iqik_m_cal = (iqik_m_cal * 9) >> 5;
|
|
|
|
else
|
|
|
|
iqik_m_cal >>= 1;
|
|
|
|
} else {
|
|
|
|
iqik_m_cal = 0x40 - iqik_m_cal;
|
2014-08-31 09:52:48 +07:00
|
|
|
if (dev->clk_mode == 0)
|
2013-01-07 19:37:30 +07:00
|
|
|
iqik_m_cal = ~((iqik_m_cal * 9) >> 5);
|
|
|
|
else
|
|
|
|
iqik_m_cal = ~(iqik_m_cal >> 1);
|
|
|
|
}
|
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
t_cal_freq = (c->frequency / 1000) * n_div * dev->fdiv;
|
|
|
|
pre_lo_freq = t_cal_freq / dev->xtal;
|
|
|
|
utmp = pre_lo_freq * dev->xtal;
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
if ((t_cal_freq - utmp) >= (dev->xtal >> 1))
|
|
|
|
pre_lo_freq++;
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
pre_lo_freq += (u32) n << 13;
|
2013-01-07 19:37:30 +07:00
|
|
|
/* Frequency OMEGA_IQIK_M_CAL_MID*/
|
2014-08-31 09:52:48 +07:00
|
|
|
t_cal_freq = pre_lo_freq + (u32)iqik_m_cal;
|
|
|
|
dev_dbg(&dev->client->dev, "t_cal_freq %u, pre_lo_freq %u\n",
|
|
|
|
t_cal_freq, pre_lo_freq);
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
if (c->frequency <= 440000000) {
|
|
|
|
l_band = 0;
|
|
|
|
lna_band = 0;
|
|
|
|
} else if (c->frequency <= 484000000) {
|
|
|
|
l_band = 1;
|
|
|
|
lna_band = 1;
|
|
|
|
} else if (c->frequency <= 533000000) {
|
|
|
|
l_band = 1;
|
|
|
|
lna_band = 2;
|
|
|
|
} else if (c->frequency <= 587000000) {
|
|
|
|
l_band = 1;
|
|
|
|
lna_band = 3;
|
|
|
|
} else if (c->frequency <= 645000000) {
|
|
|
|
l_band = 1;
|
|
|
|
lna_band = 4;
|
|
|
|
} else if (c->frequency <= 710000000) {
|
|
|
|
l_band = 1;
|
|
|
|
lna_band = 5;
|
|
|
|
} else if (c->frequency <= 782000000) {
|
|
|
|
l_band = 1;
|
|
|
|
lna_band = 6;
|
|
|
|
} else if (c->frequency <= 860000000) {
|
|
|
|
l_band = 1;
|
|
|
|
lna_band = 7;
|
|
|
|
} else if (c->frequency <= 1492000000) {
|
|
|
|
l_band = 1;
|
|
|
|
lna_band = 0;
|
|
|
|
} else if (c->frequency <= 1685000000) {
|
|
|
|
l_band = 1;
|
|
|
|
lna_band = 1;
|
|
|
|
} else {
|
|
|
|
ret = -EINVAL;
|
|
|
|
goto err;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* XXX: latest windows driver does not set that at all */
|
|
|
|
ret = regmap_write(dev->regmap, 0x80ee06, lna_band);
|
2014-08-28 12:07:08 +07:00
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
if (c->bandwidth_hz <= 5000000)
|
|
|
|
u8tmp = 0;
|
|
|
|
else if (c->bandwidth_hz <= 6000000)
|
|
|
|
u8tmp = 2;
|
|
|
|
else if (c->bandwidth_hz <= 7000000)
|
|
|
|
u8tmp = 4;
|
|
|
|
else
|
|
|
|
u8tmp = 6; /* 8000000 */
|
|
|
|
|
|
|
|
ret = regmap_write(dev->regmap, 0x80ec56, u8tmp);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
/* XXX: latest windows driver sets different value (a8 != 68) */
|
|
|
|
ret = regmap_write(dev->regmap, 0x80ec4c, 0xa0 | (l_band << 3));
|
2014-08-28 12:07:08 +07:00
|
|
|
if (ret)
|
|
|
|
goto err;
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
ret = regmap_write(dev->regmap, 0x80ec4d, (t_cal_freq >> 0) & 0xff);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
ret = regmap_write(dev->regmap, 0x80ec4e, (t_cal_freq >> 8) & 0xff);
|
2014-08-28 12:07:08 +07:00
|
|
|
if (ret)
|
|
|
|
goto err;
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
ret = regmap_write(dev->regmap, 0x80011e, (pre_lo_freq >> 0) & 0xff);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
ret = regmap_write(dev->regmap, 0x80011f, (pre_lo_freq >> 8) & 0xff);
|
2014-08-28 12:07:08 +07:00
|
|
|
if (ret)
|
|
|
|
goto err;
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-28 12:07:08 +07:00
|
|
|
return 0;
|
|
|
|
err:
|
|
|
|
dev_dbg(&dev->client->dev, "failed %d\n", ret);
|
|
|
|
return ret;
|
2013-01-07 19:37:30 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static const struct dvb_tuner_ops it913x_tuner_ops = {
|
|
|
|
.info = {
|
2014-08-31 09:52:48 +07:00
|
|
|
.name = "ITE IT913X",
|
2013-01-07 19:37:30 +07:00
|
|
|
.frequency_min = 174000000,
|
|
|
|
.frequency_max = 862000000,
|
|
|
|
},
|
|
|
|
|
2013-02-27 06:57:01 +07:00
|
|
|
.init = it913x_init,
|
|
|
|
.sleep = it913x_sleep,
|
2014-08-31 09:52:48 +07:00
|
|
|
.set_params = it913x_set_params,
|
2013-01-07 19:37:30 +07:00
|
|
|
};
|
|
|
|
|
2014-08-27 03:14:16 +07:00
|
|
|
static int it913x_probe(struct i2c_client *client,
|
|
|
|
const struct i2c_device_id *id)
|
2013-01-07 19:37:30 +07:00
|
|
|
{
|
2014-08-27 03:14:16 +07:00
|
|
|
struct it913x_config *cfg = client->dev.platform_data;
|
|
|
|
struct dvb_frontend *fe = cfg->fe;
|
2014-08-27 06:11:08 +07:00
|
|
|
struct it913x_dev *dev;
|
2014-08-05 10:14:47 +07:00
|
|
|
int ret;
|
2014-08-27 03:14:16 +07:00
|
|
|
char *chip_ver_str;
|
2014-08-27 07:45:33 +07:00
|
|
|
static const struct regmap_config regmap_config = {
|
|
|
|
.reg_bits = 24,
|
|
|
|
.val_bits = 8,
|
|
|
|
};
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-27 06:11:08 +07:00
|
|
|
dev = kzalloc(sizeof(struct it913x_dev), GFP_KERNEL);
|
|
|
|
if (dev == NULL) {
|
2014-08-27 03:14:16 +07:00
|
|
|
ret = -ENOMEM;
|
|
|
|
dev_err(&client->dev, "kzalloc() failed\n");
|
|
|
|
goto err;
|
2013-01-07 19:37:30 +07:00
|
|
|
}
|
|
|
|
|
2014-08-27 06:11:08 +07:00
|
|
|
dev->client = client;
|
|
|
|
dev->fe = cfg->fe;
|
|
|
|
dev->chip_ver = cfg->chip_ver;
|
2014-08-27 13:59:27 +07:00
|
|
|
dev->role = cfg->role;
|
2014-08-27 07:45:33 +07:00
|
|
|
dev->regmap = regmap_init_i2c(client, ®map_config);
|
|
|
|
if (IS_ERR(dev->regmap)) {
|
|
|
|
ret = PTR_ERR(dev->regmap);
|
|
|
|
goto err_kfree;
|
|
|
|
}
|
2013-02-28 10:14:06 +07:00
|
|
|
|
2014-08-27 06:11:08 +07:00
|
|
|
fe->tuner_priv = dev;
|
2013-01-07 19:37:30 +07:00
|
|
|
memcpy(&fe->ops.tuner_ops, &it913x_tuner_ops,
|
|
|
|
sizeof(struct dvb_tuner_ops));
|
2014-08-27 06:11:08 +07:00
|
|
|
i2c_set_clientdata(client, dev);
|
2014-08-27 03:14:16 +07:00
|
|
|
|
2014-08-27 06:11:08 +07:00
|
|
|
if (dev->chip_ver == 1)
|
2014-08-27 03:14:16 +07:00
|
|
|
chip_ver_str = "AX";
|
2014-08-27 06:11:08 +07:00
|
|
|
else if (dev->chip_ver == 2)
|
2014-08-27 03:14:16 +07:00
|
|
|
chip_ver_str = "BX";
|
|
|
|
else
|
|
|
|
chip_ver_str = "??";
|
|
|
|
|
2014-08-27 06:11:08 +07:00
|
|
|
dev_info(&dev->client->dev, "ITE IT913X %s successfully attached\n",
|
2014-08-27 03:14:16 +07:00
|
|
|
chip_ver_str);
|
2014-08-31 09:52:48 +07:00
|
|
|
dev_dbg(&dev->client->dev, "chip_ver %u, role %u\n",
|
|
|
|
dev->chip_ver, dev->role);
|
2014-08-27 03:14:16 +07:00
|
|
|
return 0;
|
2014-08-27 07:45:33 +07:00
|
|
|
|
|
|
|
err_kfree:
|
|
|
|
kfree(dev);
|
2014-08-27 03:14:16 +07:00
|
|
|
err:
|
|
|
|
dev_dbg(&client->dev, "failed %d\n", ret);
|
|
|
|
return ret;
|
|
|
|
}
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-27 03:14:16 +07:00
|
|
|
static int it913x_remove(struct i2c_client *client)
|
|
|
|
{
|
2014-08-27 06:11:08 +07:00
|
|
|
struct it913x_dev *dev = i2c_get_clientdata(client);
|
|
|
|
struct dvb_frontend *fe = dev->fe;
|
2014-08-27 03:14:16 +07:00
|
|
|
|
|
|
|
dev_dbg(&client->dev, "\n");
|
|
|
|
|
|
|
|
memset(&fe->ops.tuner_ops, 0, sizeof(struct dvb_tuner_ops));
|
|
|
|
fe->tuner_priv = NULL;
|
2014-08-27 07:45:33 +07:00
|
|
|
regmap_exit(dev->regmap);
|
2014-08-27 06:11:08 +07:00
|
|
|
kfree(dev);
|
2014-08-27 03:14:16 +07:00
|
|
|
|
|
|
|
return 0;
|
2013-01-07 19:37:30 +07:00
|
|
|
}
|
2014-08-27 03:14:16 +07:00
|
|
|
|
|
|
|
static const struct i2c_device_id it913x_id_table[] = {
|
|
|
|
{"it913x", 0},
|
|
|
|
{}
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(i2c, it913x_id_table);
|
|
|
|
|
|
|
|
static struct i2c_driver it913x_driver = {
|
|
|
|
.driver = {
|
|
|
|
.name = "it913x",
|
2016-06-30 06:40:23 +07:00
|
|
|
.suppress_bind_attrs = true,
|
2014-08-27 03:14:16 +07:00
|
|
|
},
|
|
|
|
.probe = it913x_probe,
|
|
|
|
.remove = it913x_remove,
|
|
|
|
.id_table = it913x_id_table,
|
|
|
|
};
|
|
|
|
|
|
|
|
module_i2c_driver(it913x_driver);
|
2013-01-07 19:37:30 +07:00
|
|
|
|
2014-08-31 09:52:48 +07:00
|
|
|
MODULE_DESCRIPTION("ITE IT913X silicon tuner driver");
|
2013-01-07 19:37:30 +07:00
|
|
|
MODULE_AUTHOR("Antti Palosaari <crope@iki.fi>");
|
|
|
|
MODULE_LICENSE("GPL");
|