2014-04-25 20:45:22 +07:00
|
|
|
/*
|
|
|
|
* bebob_terratec.c - a part of driver for BeBoB based devices
|
|
|
|
*
|
|
|
|
* Copyright (c) 2013-2014 Takashi Sakamoto
|
|
|
|
*
|
|
|
|
* Licensed under the terms of the GNU General Public License, version 2.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "./bebob.h"
|
|
|
|
|
2017-08-22 20:58:15 +07:00
|
|
|
static const enum snd_bebob_clock_type phase88_rack_clk_src_types[] = {
|
2015-06-14 10:49:29 +07:00
|
|
|
SND_BEBOB_CLOCK_TYPE_INTERNAL,
|
|
|
|
SND_BEBOB_CLOCK_TYPE_EXTERNAL, /* S/PDIF */
|
|
|
|
SND_BEBOB_CLOCK_TYPE_EXTERNAL, /* Word Clock */
|
|
|
|
};
|
2014-04-25 20:45:22 +07:00
|
|
|
static int
|
|
|
|
phase88_rack_clk_src_get(struct snd_bebob *bebob, unsigned int *id)
|
|
|
|
{
|
|
|
|
unsigned int enable_ext, enable_word;
|
|
|
|
int err;
|
|
|
|
|
2014-10-10 21:32:49 +07:00
|
|
|
err = avc_audio_get_selector(bebob->unit, 0, 9, &enable_ext);
|
2014-04-25 20:45:22 +07:00
|
|
|
if (err < 0)
|
|
|
|
goto end;
|
2014-10-10 21:32:49 +07:00
|
|
|
err = avc_audio_get_selector(bebob->unit, 0, 8, &enable_word);
|
2014-04-25 20:45:22 +07:00
|
|
|
if (err < 0)
|
|
|
|
goto end;
|
|
|
|
|
2014-10-26 20:49:45 +07:00
|
|
|
if (enable_ext == 0)
|
|
|
|
*id = 0;
|
|
|
|
else if (enable_word == 0)
|
|
|
|
*id = 1;
|
|
|
|
else
|
|
|
|
*id = 2;
|
2014-04-25 20:45:22 +07:00
|
|
|
end:
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
2015-10-11 13:10:55 +07:00
|
|
|
static const struct snd_bebob_rate_spec phase_series_rate_spec = {
|
2014-04-25 20:45:22 +07:00
|
|
|
.get = &snd_bebob_stream_get_rate,
|
|
|
|
.set = &snd_bebob_stream_set_rate,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* PHASE 88 Rack FW */
|
2015-10-11 13:10:55 +07:00
|
|
|
static const struct snd_bebob_clock_spec phase88_rack_clk = {
|
2015-06-14 10:49:29 +07:00
|
|
|
.num = ARRAY_SIZE(phase88_rack_clk_src_types),
|
|
|
|
.types = phase88_rack_clk_src_types,
|
2014-04-25 20:45:22 +07:00
|
|
|
.get = &phase88_rack_clk_src_get,
|
|
|
|
};
|
2015-10-11 13:10:55 +07:00
|
|
|
const struct snd_bebob_spec phase88_rack_spec = {
|
2014-04-25 20:45:22 +07:00
|
|
|
.clock = &phase88_rack_clk,
|
|
|
|
.rate = &phase_series_rate_spec,
|
|
|
|
.meter = NULL
|
|
|
|
};
|