2005-04-17 05:20:36 +07:00
|
|
|
/* cpu-irqs.h: on-CPU peripheral irqs
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2004 Red Hat, Inc. All Rights Reserved.
|
|
|
|
|
* Written by David Howells (dhowells@redhat.com)
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
|
* as published by the Free Software Foundation; either version
|
|
|
|
|
* 2 of the License, or (at your option) any later version.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _ASM_CPU_IRQS_H
|
|
|
|
|
#define _ASM_CPU_IRQS_H
|
|
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
|
|
|
|
|
/* IRQ to level mappings */
|
|
|
|
|
#define IRQ_GDBSTUB_LEVEL 15
|
|
|
|
|
#define IRQ_UART_LEVEL 13
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_GDBSTUB_UART0
|
|
|
|
|
#define IRQ_UART0_LEVEL IRQ_GDBSTUB_LEVEL
|
|
|
|
|
#else
|
|
|
|
|
#define IRQ_UART0_LEVEL IRQ_UART_LEVEL
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_GDBSTUB_UART1
|
|
|
|
|
#define IRQ_UART1_LEVEL IRQ_GDBSTUB_LEVEL
|
|
|
|
|
#else
|
|
|
|
|
#define IRQ_UART1_LEVEL IRQ_UART_LEVEL
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#define IRQ_DMA0_LEVEL 14
|
|
|
|
|
#define IRQ_DMA1_LEVEL 14
|
|
|
|
|
#define IRQ_DMA2_LEVEL 14
|
|
|
|
|
#define IRQ_DMA3_LEVEL 14
|
|
|
|
|
#define IRQ_DMA4_LEVEL 14
|
|
|
|
|
#define IRQ_DMA5_LEVEL 14
|
|
|
|
|
#define IRQ_DMA6_LEVEL 14
|
|
|
|
|
#define IRQ_DMA7_LEVEL 14
|
|
|
|
|
|
|
|
|
|
#define IRQ_TIMER0_LEVEL 12
|
|
|
|
|
#define IRQ_TIMER1_LEVEL 11
|
|
|
|
|
#define IRQ_TIMER2_LEVEL 10
|
|
|
|
|
|
|
|
|
|
#define IRQ_XIRQ0_LEVEL 1
|
|
|
|
|
#define IRQ_XIRQ1_LEVEL 2
|
|
|
|
|
#define IRQ_XIRQ2_LEVEL 3
|
|
|
|
|
#define IRQ_XIRQ3_LEVEL 4
|
|
|
|
|
#define IRQ_XIRQ4_LEVEL 5
|
|
|
|
|
#define IRQ_XIRQ5_LEVEL 6
|
|
|
|
|
#define IRQ_XIRQ6_LEVEL 7
|
|
|
|
|
#define IRQ_XIRQ7_LEVEL 8
|
|
|
|
|
|
2006-09-26 13:32:04 +07:00
|
|
|
/* IRQ IDs presented to drivers */
|
|
|
|
|
#define IRQ_CPU__UNUSED IRQ_BASE_CPU
|
|
|
|
|
#define IRQ_CPU_UART0 (IRQ_BASE_CPU + IRQ_UART0_LEVEL)
|
|
|
|
|
#define IRQ_CPU_UART1 (IRQ_BASE_CPU + IRQ_UART1_LEVEL)
|
|
|
|
|
#define IRQ_CPU_TIMER0 (IRQ_BASE_CPU + IRQ_TIMER0_LEVEL)
|
|
|
|
|
#define IRQ_CPU_TIMER1 (IRQ_BASE_CPU + IRQ_TIMER1_LEVEL)
|
|
|
|
|
#define IRQ_CPU_TIMER2 (IRQ_BASE_CPU + IRQ_TIMER2_LEVEL)
|
|
|
|
|
#define IRQ_CPU_DMA0 (IRQ_BASE_CPU + IRQ_DMA0_LEVEL)
|
|
|
|
|
#define IRQ_CPU_DMA1 (IRQ_BASE_CPU + IRQ_DMA1_LEVEL)
|
|
|
|
|
#define IRQ_CPU_DMA2 (IRQ_BASE_CPU + IRQ_DMA2_LEVEL)
|
|
|
|
|
#define IRQ_CPU_DMA3 (IRQ_BASE_CPU + IRQ_DMA3_LEVEL)
|
|
|
|
|
#define IRQ_CPU_DMA4 (IRQ_BASE_CPU + IRQ_DMA4_LEVEL)
|
|
|
|
|
#define IRQ_CPU_DMA5 (IRQ_BASE_CPU + IRQ_DMA5_LEVEL)
|
|
|
|
|
#define IRQ_CPU_DMA6 (IRQ_BASE_CPU + IRQ_DMA6_LEVEL)
|
|
|
|
|
#define IRQ_CPU_DMA7 (IRQ_BASE_CPU + IRQ_DMA7_LEVEL)
|
|
|
|
|
#define IRQ_CPU_EXTERNAL0 (IRQ_BASE_CPU + IRQ_XIRQ0_LEVEL)
|
|
|
|
|
#define IRQ_CPU_EXTERNAL1 (IRQ_BASE_CPU + IRQ_XIRQ1_LEVEL)
|
|
|
|
|
#define IRQ_CPU_EXTERNAL2 (IRQ_BASE_CPU + IRQ_XIRQ2_LEVEL)
|
|
|
|
|
#define IRQ_CPU_EXTERNAL3 (IRQ_BASE_CPU + IRQ_XIRQ3_LEVEL)
|
|
|
|
|
#define IRQ_CPU_EXTERNAL4 (IRQ_BASE_CPU + IRQ_XIRQ4_LEVEL)
|
|
|
|
|
#define IRQ_CPU_EXTERNAL5 (IRQ_BASE_CPU + IRQ_XIRQ5_LEVEL)
|
|
|
|
|
#define IRQ_CPU_EXTERNAL6 (IRQ_BASE_CPU + IRQ_XIRQ6_LEVEL)
|
|
|
|
|
#define IRQ_CPU_EXTERNAL7 (IRQ_BASE_CPU + IRQ_XIRQ7_LEVEL)
|
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#endif /* !__ASSEMBLY__ */
|
|
|
|
|
|
|
|
|
|
#endif /* _ASM_CPU_IRQS_H */
|
