2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* arch/sh/mm/tlb-sh3.c
|
|
|
|
*
|
|
|
|
* SH-3 specific TLB operations
|
|
|
|
*
|
|
|
|
* Copyright (C) 1999 Niibe Yutaka
|
|
|
|
* Copyright (C) 2002 Paul Mundt
|
|
|
|
*
|
|
|
|
* Released under the terms of the GNU GPL v2.0.
|
|
|
|
*/
|
2006-12-28 08:31:48 +07:00
|
|
|
#include <linux/io.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
#include <asm/system.h>
|
|
|
|
#include <asm/mmu_context.h>
|
|
|
|
|
2006-12-25 17:28:54 +07:00
|
|
|
void local_flush_tlb_one(unsigned long asid, unsigned long page)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
unsigned long addr, data;
|
|
|
|
int i, ways = MMU_NTLB_WAYS;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* NOTE: PTEH.ASID should be set to this MM
|
|
|
|
* _AND_ we need to write ASID to the array.
|
|
|
|
*
|
|
|
|
* It would be simple if we didn't need to set PTEH.ASID...
|
|
|
|
*/
|
|
|
|
addr = MMU_TLB_ADDRESS_ARRAY | (page & 0x1F000);
|
|
|
|
data = (page & 0xfffe0000) | asid; /* VALID bit is off */
|
2005-11-07 15:58:28 +07:00
|
|
|
|
2006-12-25 08:19:56 +07:00
|
|
|
if ((current_cpu_data.flags & CPU_HAS_MMU_PAGE_ASSOC)) {
|
2005-04-17 05:20:36 +07:00
|
|
|
addr |= MMU_PAGE_ASSOC_BIT;
|
|
|
|
ways = 1; /* we already know the way .. */
|
|
|
|
}
|
|
|
|
|
|
|
|
for (i = 0; i < ways; i++)
|
|
|
|
ctrl_outl(data, addr + (i << 8));
|
|
|
|
}
|