2015-05-24 22:11:47 +07:00
|
|
|
/dts-v1/;
|
|
|
|
|
|
|
|
#include "jz4780.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
compatible = "img,ci20", "ingenic,jz4780";
|
|
|
|
|
|
|
|
aliases {
|
|
|
|
serial0 = &uart0;
|
|
|
|
serial1 = &uart1;
|
|
|
|
serial3 = &uart3;
|
|
|
|
serial4 = &uart4;
|
|
|
|
};
|
|
|
|
|
|
|
|
chosen {
|
|
|
|
stdout-path = &uart4;
|
|
|
|
};
|
|
|
|
|
|
|
|
memory {
|
|
|
|
device_type = "memory";
|
|
|
|
reg = <0x0 0x10000000
|
|
|
|
0x30000000 0x30000000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&ext {
|
|
|
|
clock-frequency = <48000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&uart0 {
|
|
|
|
status = "okay";
|
2017-05-12 23:53:02 +07:00
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pins_uart0>;
|
2015-05-24 22:11:47 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
&uart1 {
|
|
|
|
status = "okay";
|
2017-05-12 23:53:02 +07:00
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pins_uart1>;
|
2015-05-24 22:11:47 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
&uart3 {
|
|
|
|
status = "okay";
|
2017-05-12 23:53:02 +07:00
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pins_uart2>;
|
2015-05-24 22:11:47 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
&uart4 {
|
|
|
|
status = "okay";
|
2017-05-12 23:53:02 +07:00
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pins_uart4>;
|
2015-05-24 22:11:47 +07:00
|
|
|
};
|
2015-12-03 19:02:22 +07:00
|
|
|
|
|
|
|
&nemc {
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
nandc: nand-controller@1 {
|
|
|
|
compatible = "ingenic,jz4780-nand";
|
|
|
|
reg = <1 0 0x1000000>;
|
|
|
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
ingenic,bch-controller = <&bch>;
|
|
|
|
|
|
|
|
ingenic,nemc-tAS = <10>;
|
|
|
|
ingenic,nemc-tAH = <5>;
|
|
|
|
ingenic,nemc-tBP = <10>;
|
|
|
|
ingenic,nemc-tAW = <15>;
|
|
|
|
ingenic,nemc-tSTRV = <100>;
|
|
|
|
|
2017-05-12 23:53:02 +07:00
|
|
|
/*
|
|
|
|
* Only CLE/ALE are needed for the devices that are connected, rather
|
|
|
|
* than the full address line set.
|
|
|
|
*/
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pins_nemc>;
|
|
|
|
|
2015-12-03 19:02:22 +07:00
|
|
|
nand@1 {
|
|
|
|
reg = <1>;
|
|
|
|
|
|
|
|
nand-ecc-step-size = <1024>;
|
|
|
|
nand-ecc-strength = <24>;
|
|
|
|
nand-ecc-mode = "hw";
|
|
|
|
nand-on-flash-bbt;
|
|
|
|
|
2017-05-12 23:53:02 +07:00
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pins_nemc_cs1>;
|
|
|
|
|
2015-12-03 19:02:22 +07:00
|
|
|
partitions {
|
|
|
|
compatible = "fixed-partitions";
|
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
|
|
|
|
partition@0 {
|
|
|
|
label = "u-boot-spl";
|
|
|
|
reg = <0x0 0x0 0x0 0x800000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
partition@0x800000 {
|
|
|
|
label = "u-boot";
|
|
|
|
reg = <0x0 0x800000 0x0 0x200000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
partition@0xa00000 {
|
|
|
|
label = "u-boot-env";
|
|
|
|
reg = <0x0 0xa00000 0x0 0x200000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
partition@0xc00000 {
|
|
|
|
label = "boot";
|
|
|
|
reg = <0x0 0xc00000 0x0 0x4000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
partition@0x8c00000 {
|
|
|
|
label = "system";
|
|
|
|
reg = <0x0 0x4c00000 0x1 0xfb400000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&bch {
|
|
|
|
status = "okay";
|
|
|
|
};
|
2017-05-12 23:53:02 +07:00
|
|
|
|
|
|
|
&pinctrl {
|
|
|
|
pins_uart0: uart0 {
|
|
|
|
function = "uart0";
|
|
|
|
groups = "uart0-data";
|
|
|
|
bias-disable;
|
|
|
|
};
|
|
|
|
|
|
|
|
pins_uart1: uart1 {
|
|
|
|
function = "uart1";
|
|
|
|
groups = "uart1-data";
|
|
|
|
bias-disable;
|
|
|
|
};
|
|
|
|
|
|
|
|
pins_uart2: uart2 {
|
|
|
|
function = "uart2";
|
|
|
|
groups = "uart2-data", "uart2-hwflow";
|
|
|
|
bias-disable;
|
|
|
|
};
|
|
|
|
|
|
|
|
pins_uart4: uart4 {
|
|
|
|
function = "uart4";
|
|
|
|
groups = "uart4-data";
|
|
|
|
bias-disable;
|
|
|
|
};
|
|
|
|
|
|
|
|
pins_nemc: nemc {
|
|
|
|
function = "nemc";
|
|
|
|
groups = "nemc-data", "nemc-cle-ale", "nemc-rd-we", "nemc-frd-fwe";
|
|
|
|
bias-disable;
|
|
|
|
};
|
|
|
|
|
|
|
|
pins_nemc_cs1: nemc-cs1 {
|
|
|
|
function = "nemc-cs1";
|
|
|
|
groups = "nemc-cs1";
|
|
|
|
bias-disable;
|
|
|
|
};
|
|
|
|
};
|