2005-09-07 23:20:26 +07:00
|
|
|
/*
|
|
|
|
* linux/arch/arm/plat-omap/dmtimer.c
|
|
|
|
*
|
|
|
|
* OMAP Dual-Mode Timers
|
|
|
|
*
|
2011-09-20 18:30:17 +07:00
|
|
|
* Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/
|
|
|
|
* Tarun Kanti DebBarma <tarun.kanti@ti.com>
|
|
|
|
* Thara Gopinath <thara@ti.com>
|
|
|
|
*
|
|
|
|
* dmtimer adaptation to platform_driver.
|
|
|
|
*
|
2005-09-07 23:20:26 +07:00
|
|
|
* Copyright (C) 2005 Nokia Corporation
|
2006-06-27 06:16:12 +07:00
|
|
|
* OMAP2 support by Juha Yrjola
|
|
|
|
* API improvements and OMAP2 clock framework support by Timo Teras
|
2005-09-07 23:20:26 +07:00
|
|
|
*
|
2009-05-29 04:16:04 +07:00
|
|
|
* Copyright (C) 2009 Texas Instruments
|
|
|
|
* Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
|
|
|
|
*
|
2005-09-07 23:20:26 +07:00
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
* option) any later version.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
|
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
|
|
|
|
* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
|
|
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
*/
|
|
|
|
|
2011-11-02 08:49:46 +07:00
|
|
|
#include <linux/module.h>
|
2008-09-06 18:10:45 +07:00
|
|
|
#include <linux/io.h>
|
2011-09-20 18:30:19 +07:00
|
|
|
#include <linux/slab.h>
|
2011-09-20 18:30:20 +07:00
|
|
|
#include <linux/err.h>
|
2011-09-20 18:30:21 +07:00
|
|
|
#include <linux/pm_runtime.h>
|
2009-05-29 04:16:04 +07:00
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
#include <plat/dmtimer.h>
|
2007-06-22 11:48:07 +07:00
|
|
|
|
2012-02-25 01:34:35 +07:00
|
|
|
#include <mach/hardware.h>
|
|
|
|
|
2011-09-20 18:30:19 +07:00
|
|
|
static LIST_HEAD(omap_timer_list);
|
2011-09-20 18:30:20 +07:00
|
|
|
static DEFINE_SPINLOCK(dm_timer_lock);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
/**
|
|
|
|
* omap_dm_timer_read_reg - read timer registers in posted and non-posted mode
|
|
|
|
* @timer: timer pointer over which read operation to perform
|
|
|
|
* @reg: lowest byte holds the register offset
|
|
|
|
*
|
|
|
|
* The posted mode bit is encoded in reg. Note that in posted mode write
|
|
|
|
* pending bit must be checked. Otherwise a read of a non completed write
|
|
|
|
* will produce an error.
|
2008-07-03 16:24:30 +07:00
|
|
|
*/
|
|
|
|
static inline u32 omap_dm_timer_read_reg(struct omap_dm_timer *timer, u32 reg)
|
2006-06-27 06:16:12 +07:00
|
|
|
{
|
2011-09-17 05:44:20 +07:00
|
|
|
WARN_ON((reg & 0xff) < _OMAP_TIMER_WAKEUP_EN_OFFSET);
|
|
|
|
return __omap_dm_timer_read(timer, reg, timer->posted);
|
2006-06-27 06:16:12 +07:00
|
|
|
}
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
/**
|
|
|
|
* omap_dm_timer_write_reg - write timer registers in posted and non-posted mode
|
|
|
|
* @timer: timer pointer over which write operation is to perform
|
|
|
|
* @reg: lowest byte holds the register offset
|
|
|
|
* @value: data to write into the register
|
|
|
|
*
|
|
|
|
* The posted mode bit is encoded in reg. Note that in posted mode the write
|
|
|
|
* pending bit must be checked. Otherwise a write on a register which has a
|
|
|
|
* pending write will be lost.
|
2008-07-03 16:24:30 +07:00
|
|
|
*/
|
|
|
|
static void omap_dm_timer_write_reg(struct omap_dm_timer *timer, u32 reg,
|
|
|
|
u32 value)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2011-09-17 05:44:20 +07:00
|
|
|
WARN_ON((reg & 0xff) < _OMAP_TIMER_WAKEUP_EN_OFFSET);
|
|
|
|
__omap_dm_timer_write(timer, reg, value, timer->posted);
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
|
|
|
|
2011-09-20 18:30:24 +07:00
|
|
|
static void omap_timer_restore_context(struct omap_dm_timer *timer)
|
|
|
|
{
|
2012-03-06 07:11:00 +07:00
|
|
|
__raw_writel(timer->context.tiocp_cfg,
|
|
|
|
timer->io_base + OMAP_TIMER_OCP_CFG_OFFSET);
|
|
|
|
if (timer->revision == 1)
|
2011-09-20 18:30:24 +07:00
|
|
|
__raw_writel(timer->context.tistat, timer->sys_stat);
|
|
|
|
|
|
|
|
__raw_writel(timer->context.tisr, timer->irq_stat);
|
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_WAKEUP_EN_REG,
|
|
|
|
timer->context.twer);
|
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_COUNTER_REG,
|
|
|
|
timer->context.tcrr);
|
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_LOAD_REG,
|
|
|
|
timer->context.tldr);
|
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_MATCH_REG,
|
|
|
|
timer->context.tmar);
|
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_IF_CTRL_REG,
|
|
|
|
timer->context.tsicr);
|
|
|
|
__raw_writel(timer->context.tier, timer->irq_ena);
|
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG,
|
|
|
|
timer->context.tclr);
|
|
|
|
}
|
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
static void omap_dm_timer_wait_for_reset(struct omap_dm_timer *timer)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2006-06-27 06:16:12 +07:00
|
|
|
int c;
|
|
|
|
|
2011-09-17 05:44:20 +07:00
|
|
|
if (!timer->sys_stat)
|
|
|
|
return;
|
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
c = 0;
|
2011-09-17 05:44:20 +07:00
|
|
|
while (!(__raw_readl(timer->sys_stat) & 1)) {
|
2006-06-27 06:16:12 +07:00
|
|
|
c++;
|
|
|
|
if (c > 100000) {
|
|
|
|
printk(KERN_ERR "Timer failed to reset\n");
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
static void omap_dm_timer_reset(struct omap_dm_timer *timer)
|
|
|
|
{
|
2011-09-20 18:30:24 +07:00
|
|
|
omap_dm_timer_enable(timer);
|
2011-09-20 18:30:20 +07:00
|
|
|
if (timer->pdev->id != 1) {
|
2006-06-27 06:16:13 +07:00
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_IF_CTRL_REG, 0x06);
|
|
|
|
omap_dm_timer_wait_for_reset(timer);
|
|
|
|
}
|
2008-07-03 16:24:30 +07:00
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
__omap_dm_timer_reset(timer, 0, 0);
|
2011-09-20 18:30:24 +07:00
|
|
|
omap_dm_timer_disable(timer);
|
2008-07-03 16:24:30 +07:00
|
|
|
timer->posted = 1;
|
2006-06-27 06:16:12 +07:00
|
|
|
}
|
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
int omap_dm_timer_prepare(struct omap_dm_timer *timer)
|
2006-06-27 06:16:12 +07:00
|
|
|
{
|
2011-09-20 18:30:20 +07:00
|
|
|
struct dmtimer_platform_data *pdata = timer->pdev->dev.platform_data;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
timer->fclk = clk_get(&timer->pdev->dev, "fck");
|
|
|
|
if (WARN_ON_ONCE(IS_ERR_OR_NULL(timer->fclk))) {
|
|
|
|
timer->fclk = NULL;
|
|
|
|
dev_err(&timer->pdev->dev, ": No fclk handle.\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (pdata->needs_manual_reset)
|
|
|
|
omap_dm_timer_reset(timer);
|
|
|
|
|
|
|
|
ret = omap_dm_timer_set_source(timer, OMAP_TIMER_SRC_32_KHZ);
|
|
|
|
|
|
|
|
timer->posted = 1;
|
|
|
|
return ret;
|
2006-06-27 06:16:12 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
struct omap_dm_timer *omap_dm_timer_request(void)
|
|
|
|
{
|
2011-09-20 18:30:20 +07:00
|
|
|
struct omap_dm_timer *timer = NULL, *t;
|
2006-06-27 06:16:12 +07:00
|
|
|
unsigned long flags;
|
2011-09-20 18:30:20 +07:00
|
|
|
int ret = 0;
|
2006-06-27 06:16:12 +07:00
|
|
|
|
|
|
|
spin_lock_irqsave(&dm_timer_lock, flags);
|
2011-09-20 18:30:20 +07:00
|
|
|
list_for_each_entry(t, &omap_timer_list, node) {
|
|
|
|
if (t->reserved)
|
2006-06-27 06:16:12 +07:00
|
|
|
continue;
|
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
timer = t;
|
2006-06-27 06:16:23 +07:00
|
|
|
timer->reserved = 1;
|
2006-06-27 06:16:12 +07:00
|
|
|
break;
|
|
|
|
}
|
2011-09-20 18:30:20 +07:00
|
|
|
|
|
|
|
if (timer) {
|
|
|
|
ret = omap_dm_timer_prepare(timer);
|
|
|
|
if (ret) {
|
|
|
|
timer->reserved = 0;
|
|
|
|
timer = NULL;
|
|
|
|
}
|
|
|
|
}
|
2006-06-27 06:16:12 +07:00
|
|
|
spin_unlock_irqrestore(&dm_timer_lock, flags);
|
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
if (!timer)
|
|
|
|
pr_debug("%s: timer request failed!\n", __func__);
|
2006-06-27 06:16:23 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
return timer;
|
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_request);
|
2006-06-27 06:16:12 +07:00
|
|
|
|
|
|
|
struct omap_dm_timer *omap_dm_timer_request_specific(int id)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2011-09-20 18:30:20 +07:00
|
|
|
struct omap_dm_timer *timer = NULL, *t;
|
2006-06-27 06:16:12 +07:00
|
|
|
unsigned long flags;
|
2011-09-20 18:30:20 +07:00
|
|
|
int ret = 0;
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
spin_lock_irqsave(&dm_timer_lock, flags);
|
2011-09-20 18:30:20 +07:00
|
|
|
list_for_each_entry(t, &omap_timer_list, node) {
|
|
|
|
if (t->pdev->id == id && !t->reserved) {
|
|
|
|
timer = t;
|
|
|
|
timer->reserved = 1;
|
|
|
|
break;
|
|
|
|
}
|
2006-06-27 06:16:12 +07:00
|
|
|
}
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
if (timer) {
|
|
|
|
ret = omap_dm_timer_prepare(timer);
|
|
|
|
if (ret) {
|
|
|
|
timer->reserved = 0;
|
|
|
|
timer = NULL;
|
|
|
|
}
|
|
|
|
}
|
2006-06-27 06:16:12 +07:00
|
|
|
spin_unlock_irqrestore(&dm_timer_lock, flags);
|
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
if (!timer)
|
|
|
|
pr_debug("%s: timer%d request failed!\n", __func__, id);
|
2006-06-27 06:16:23 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
return timer;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_request_specific);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_free(struct omap_dm_timer *timer)
|
2006-06-27 06:16:12 +07:00
|
|
|
{
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
clk_put(timer->fclk);
|
2006-09-25 16:41:35 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
WARN_ON(!timer->reserved);
|
|
|
|
timer->reserved = 0;
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2006-06-27 06:16:12 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_free);
|
2006-06-27 06:16:12 +07:00
|
|
|
|
2006-09-25 16:41:42 +07:00
|
|
|
void omap_dm_timer_enable(struct omap_dm_timer *timer)
|
|
|
|
{
|
2011-09-20 18:30:21 +07:00
|
|
|
pm_runtime_get_sync(&timer->pdev->dev);
|
2006-09-25 16:41:42 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_enable);
|
2006-09-25 16:41:42 +07:00
|
|
|
|
|
|
|
void omap_dm_timer_disable(struct omap_dm_timer *timer)
|
|
|
|
{
|
2011-09-20 18:30:21 +07:00
|
|
|
pm_runtime_put(&timer->pdev->dev);
|
2006-09-25 16:41:42 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_disable);
|
2006-09-25 16:41:42 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
int omap_dm_timer_get_irq(struct omap_dm_timer *timer)
|
|
|
|
{
|
2011-09-20 18:30:26 +07:00
|
|
|
if (timer)
|
|
|
|
return timer->irq;
|
|
|
|
return -EINVAL;
|
2006-06-27 06:16:12 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_get_irq);
|
2006-06-27 06:16:12 +07:00
|
|
|
|
|
|
|
#if defined(CONFIG_ARCH_OMAP1)
|
|
|
|
|
2006-04-02 23:46:21 +07:00
|
|
|
/**
|
|
|
|
* omap_dm_timer_modify_idlect_mask - Check if any running timers use ARMXOR
|
|
|
|
* @inputmask: current value of idlect mask
|
|
|
|
*/
|
|
|
|
__u32 omap_dm_timer_modify_idlect_mask(__u32 inputmask)
|
|
|
|
{
|
2011-09-20 18:30:20 +07:00
|
|
|
int i = 0;
|
|
|
|
struct omap_dm_timer *timer = NULL;
|
|
|
|
unsigned long flags;
|
2006-04-02 23:46:21 +07:00
|
|
|
|
|
|
|
/* If ARMXOR cannot be idled this function call is unnecessary */
|
|
|
|
if (!(inputmask & (1 << 1)))
|
|
|
|
return inputmask;
|
|
|
|
|
|
|
|
/* If any active timer is using ARMXOR return modified mask */
|
2011-09-20 18:30:20 +07:00
|
|
|
spin_lock_irqsave(&dm_timer_lock, flags);
|
|
|
|
list_for_each_entry(timer, &omap_timer_list, node) {
|
2006-06-27 06:16:12 +07:00
|
|
|
u32 l;
|
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
|
2006-06-27 06:16:12 +07:00
|
|
|
if (l & OMAP_TIMER_CTRL_ST) {
|
|
|
|
if (((omap_readl(MOD_CONF_CTRL_1) >> (i * 2)) & 0x03) == 0)
|
2006-04-02 23:46:21 +07:00
|
|
|
inputmask &= ~(1 << 1);
|
|
|
|
else
|
|
|
|
inputmask &= ~(1 << 2);
|
|
|
|
}
|
2011-09-20 18:30:20 +07:00
|
|
|
i++;
|
2006-06-27 06:16:12 +07:00
|
|
|
}
|
2011-09-20 18:30:20 +07:00
|
|
|
spin_unlock_irqrestore(&dm_timer_lock, flags);
|
2006-04-02 23:46:21 +07:00
|
|
|
|
|
|
|
return inputmask;
|
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_modify_idlect_mask);
|
2006-04-02 23:46:21 +07:00
|
|
|
|
2010-02-13 03:26:48 +07:00
|
|
|
#else
|
2006-04-02 23:46:21 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
struct clk *omap_dm_timer_get_fclk(struct omap_dm_timer *timer)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2011-09-20 18:30:26 +07:00
|
|
|
if (timer)
|
|
|
|
return timer->fclk;
|
|
|
|
return NULL;
|
2006-06-27 06:16:12 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_get_fclk);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
__u32 omap_dm_timer_modify_idlect_mask(__u32 inputmask)
|
|
|
|
{
|
|
|
|
BUG();
|
2006-12-07 08:14:00 +07:00
|
|
|
|
|
|
|
return 0;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_modify_idlect_mask);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
#endif
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_trigger(struct omap_dm_timer *timer)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer || pm_runtime_suspended(&timer->pdev->dev))) {
|
|
|
|
pr_err("%s: timer not available or enabled.\n", __func__);
|
|
|
|
return -EINVAL;
|
2011-09-20 18:30:24 +07:00
|
|
|
}
|
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_TRIGGER_REG, 0);
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_trigger);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_start(struct omap_dm_timer *timer)
|
2006-06-27 06:16:12 +07:00
|
|
|
{
|
|
|
|
u32 l;
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2011-09-20 18:30:24 +07:00
|
|
|
omap_dm_timer_enable(timer);
|
|
|
|
|
|
|
|
if (timer->loses_context) {
|
|
|
|
u32 ctx_loss_cnt_after =
|
|
|
|
timer->get_context_loss_count(&timer->pdev->dev);
|
|
|
|
if (ctx_loss_cnt_after != timer->ctx_loss_count)
|
|
|
|
omap_timer_restore_context(timer);
|
|
|
|
}
|
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
|
|
|
|
if (!(l & OMAP_TIMER_CTRL_ST)) {
|
|
|
|
l |= OMAP_TIMER_CTRL_ST;
|
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
|
|
|
|
}
|
2011-09-20 18:30:24 +07:00
|
|
|
|
|
|
|
/* Save the context */
|
|
|
|
timer->context.tclr = l;
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2006-06-27 06:16:12 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_start);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_stop(struct omap_dm_timer *timer)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2011-03-30 05:54:48 +07:00
|
|
|
unsigned long rate = 0;
|
2011-09-20 18:30:20 +07:00
|
|
|
struct dmtimer_platform_data *pdata = timer->pdev->dev.platform_data;
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
if (!pdata->needs_manual_reset)
|
|
|
|
rate = clk_get_rate(timer->fclk);
|
2011-03-30 05:54:48 +07:00
|
|
|
|
2011-09-17 05:44:20 +07:00
|
|
|
__omap_dm_timer_stop(timer, timer->posted, rate);
|
2011-09-20 18:30:26 +07:00
|
|
|
|
2012-03-06 07:11:00 +07:00
|
|
|
if (timer->loses_context && timer->get_context_loss_count)
|
|
|
|
timer->ctx_loss_count =
|
|
|
|
timer->get_context_loss_count(&timer->pdev->dev);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Since the register values are computed and written within
|
|
|
|
* __omap_dm_timer_stop, we need to use read to retrieve the
|
|
|
|
* context.
|
|
|
|
*/
|
|
|
|
timer->context.tclr =
|
|
|
|
omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
|
|
|
|
timer->context.tisr = __raw_readl(timer->irq_stat);
|
|
|
|
omap_dm_timer_disable(timer);
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_stop);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
OMAP2/3 GPTIMER: allow system tick GPTIMER to be changed in board-*.c files
Add a function omap2_gp_clockevent_set_gptimer() for board-*.c files
to use in .init_irq functions to configure the system tick GPTIMER.
Practical choices at this point are GPTIMER1 or GPTIMER12. Both of
these timers are in the WKUP powerdomain, and so are unaffected by
chip power management. GPTIMER1 can use sys_clk as a source, for
applications where a high-resolution timer is more important than
power management. GPTIMER12 has the special property that it has the
secure 32kHz oscillator as its source clock, which may be less prone
to glitches than the off-chip 32kHz oscillator. But on HS devices, it
may not be available for Linux use.
It appears that most boards are fine with GPTIMER1, but BeagleBoard
should use GPTIMER12 when using a 32KiHz timer source, due to hardware bugs
in revisions B4 and below. Modify board-omap3beagle.c to use GPTIMER12.
This patch originally used a Kbuild config option to select the GPTIMER,
but was changed to allow this to be specified in board-*.c files, per
Tony's request.
Kalle Vallo <kalle.valo@nokia.com> found a bug in an earlier version of
this patch - thanks Kalle.
Tested on Beagle rev B4 ES2.1, with and without CONFIG_OMAP_32K_TIMER, and
3430SDP.
Signed-off-by: Paul Walmsley <paul@pwsan.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
Cc: Kalle Valo <kalle.valo@nokia.com>
2009-04-24 10:11:10 +07:00
|
|
|
int omap_dm_timer_set_source(struct omap_dm_timer *timer, int source)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2011-09-20 18:30:20 +07:00
|
|
|
int ret;
|
2011-09-20 18:30:26 +07:00
|
|
|
struct dmtimer_platform_data *pdata;
|
|
|
|
|
|
|
|
if (unlikely(!timer))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
pdata = timer->pdev->dev.platform_data;
|
2011-09-20 18:30:20 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
if (source < 0 || source >= 3)
|
OMAP2/3 GPTIMER: allow system tick GPTIMER to be changed in board-*.c files
Add a function omap2_gp_clockevent_set_gptimer() for board-*.c files
to use in .init_irq functions to configure the system tick GPTIMER.
Practical choices at this point are GPTIMER1 or GPTIMER12. Both of
these timers are in the WKUP powerdomain, and so are unaffected by
chip power management. GPTIMER1 can use sys_clk as a source, for
applications where a high-resolution timer is more important than
power management. GPTIMER12 has the special property that it has the
secure 32kHz oscillator as its source clock, which may be less prone
to glitches than the off-chip 32kHz oscillator. But on HS devices, it
may not be available for Linux use.
It appears that most boards are fine with GPTIMER1, but BeagleBoard
should use GPTIMER12 when using a 32KiHz timer source, due to hardware bugs
in revisions B4 and below. Modify board-omap3beagle.c to use GPTIMER12.
This patch originally used a Kbuild config option to select the GPTIMER,
but was changed to allow this to be specified in board-*.c files, per
Tony's request.
Kalle Vallo <kalle.valo@nokia.com> found a bug in an earlier version of
this patch - thanks Kalle.
Tested on Beagle rev B4 ES2.1, with and without CONFIG_OMAP_32K_TIMER, and
3430SDP.
Signed-off-by: Paul Walmsley <paul@pwsan.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
Cc: Kalle Valo <kalle.valo@nokia.com>
2009-04-24 10:11:10 +07:00
|
|
|
return -EINVAL;
|
2006-06-27 06:16:12 +07:00
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
ret = pdata->set_timer_src(timer->pdev, source);
|
|
|
|
|
|
|
|
return ret;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_set_source);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_set_load(struct omap_dm_timer *timer, int autoreload,
|
2006-06-27 06:16:12 +07:00
|
|
|
unsigned int load)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
|
|
|
u32 l;
|
2006-06-27 06:16:12 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2011-09-20 18:30:24 +07:00
|
|
|
omap_dm_timer_enable(timer);
|
2005-09-07 23:20:26 +07:00
|
|
|
l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
|
2006-06-27 06:16:12 +07:00
|
|
|
if (autoreload)
|
|
|
|
l |= OMAP_TIMER_CTRL_AR;
|
|
|
|
else
|
|
|
|
l &= ~OMAP_TIMER_CTRL_AR;
|
2005-09-07 23:20:26 +07:00
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
|
2006-06-27 06:16:12 +07:00
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_LOAD_REG, load);
|
2008-07-03 16:24:30 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_TRIGGER_REG, 0);
|
2011-09-20 18:30:24 +07:00
|
|
|
/* Save the context */
|
|
|
|
timer->context.tclr = l;
|
|
|
|
timer->context.tldr = load;
|
|
|
|
omap_dm_timer_disable(timer);
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_set_load);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2008-07-03 16:24:30 +07:00
|
|
|
/* Optimized set_load which removes costly spin wait in timer_start */
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_set_load_start(struct omap_dm_timer *timer, int autoreload,
|
2008-07-03 16:24:30 +07:00
|
|
|
unsigned int load)
|
|
|
|
{
|
|
|
|
u32 l;
|
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2011-09-20 18:30:24 +07:00
|
|
|
omap_dm_timer_enable(timer);
|
|
|
|
|
|
|
|
if (timer->loses_context) {
|
|
|
|
u32 ctx_loss_cnt_after =
|
|
|
|
timer->get_context_loss_count(&timer->pdev->dev);
|
|
|
|
if (ctx_loss_cnt_after != timer->ctx_loss_count)
|
|
|
|
omap_timer_restore_context(timer);
|
|
|
|
}
|
|
|
|
|
2008-07-03 16:24:30 +07:00
|
|
|
l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
|
2008-12-11 08:36:34 +07:00
|
|
|
if (autoreload) {
|
2008-07-03 16:24:30 +07:00
|
|
|
l |= OMAP_TIMER_CTRL_AR;
|
2008-12-11 08:36:34 +07:00
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_LOAD_REG, load);
|
|
|
|
} else {
|
2008-07-03 16:24:30 +07:00
|
|
|
l &= ~OMAP_TIMER_CTRL_AR;
|
2008-12-11 08:36:34 +07:00
|
|
|
}
|
2008-07-03 16:24:30 +07:00
|
|
|
l |= OMAP_TIMER_CTRL_ST;
|
|
|
|
|
2011-09-17 05:44:20 +07:00
|
|
|
__omap_dm_timer_load_start(timer, l, load, timer->posted);
|
2011-09-20 18:30:24 +07:00
|
|
|
|
|
|
|
/* Save the context */
|
|
|
|
timer->context.tclr = l;
|
|
|
|
timer->context.tldr = load;
|
|
|
|
timer->context.tcrr = load;
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2008-07-03 16:24:30 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_set_load_start);
|
2008-07-03 16:24:30 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_set_match(struct omap_dm_timer *timer, int enable,
|
2006-06-27 06:16:12 +07:00
|
|
|
unsigned int match)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
|
|
|
u32 l;
|
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2011-09-20 18:30:24 +07:00
|
|
|
omap_dm_timer_enable(timer);
|
2005-09-07 23:20:26 +07:00
|
|
|
l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
|
2006-06-27 06:16:23 +07:00
|
|
|
if (enable)
|
2006-06-27 06:16:12 +07:00
|
|
|
l |= OMAP_TIMER_CTRL_CE;
|
|
|
|
else
|
|
|
|
l &= ~OMAP_TIMER_CTRL_CE;
|
2005-09-07 23:20:26 +07:00
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
|
2006-06-27 06:16:12 +07:00
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_MATCH_REG, match);
|
2011-09-20 18:30:24 +07:00
|
|
|
|
|
|
|
/* Save the context */
|
|
|
|
timer->context.tclr = l;
|
|
|
|
timer->context.tmar = match;
|
|
|
|
omap_dm_timer_disable(timer);
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_set_match);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_set_pwm(struct omap_dm_timer *timer, int def_on,
|
2006-06-27 06:16:12 +07:00
|
|
|
int toggle, int trigger)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
|
|
|
u32 l;
|
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2011-09-20 18:30:24 +07:00
|
|
|
omap_dm_timer_enable(timer);
|
2005-09-07 23:20:26 +07:00
|
|
|
l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
|
2006-06-27 06:16:12 +07:00
|
|
|
l &= ~(OMAP_TIMER_CTRL_GPOCFG | OMAP_TIMER_CTRL_SCPWM |
|
|
|
|
OMAP_TIMER_CTRL_PT | (0x03 << 10));
|
|
|
|
if (def_on)
|
|
|
|
l |= OMAP_TIMER_CTRL_SCPWM;
|
|
|
|
if (toggle)
|
|
|
|
l |= OMAP_TIMER_CTRL_PT;
|
|
|
|
l |= trigger << 10;
|
2005-09-07 23:20:26 +07:00
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
|
2011-09-20 18:30:24 +07:00
|
|
|
|
|
|
|
/* Save the context */
|
|
|
|
timer->context.tclr = l;
|
|
|
|
omap_dm_timer_disable(timer);
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_set_pwm);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_set_prescaler(struct omap_dm_timer *timer, int prescaler)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
|
|
|
u32 l;
|
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2011-09-20 18:30:24 +07:00
|
|
|
omap_dm_timer_enable(timer);
|
2005-09-07 23:20:26 +07:00
|
|
|
l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
|
2006-06-27 06:16:12 +07:00
|
|
|
l &= ~(OMAP_TIMER_CTRL_PRE | (0x07 << 2));
|
|
|
|
if (prescaler >= 0x00 && prescaler <= 0x07) {
|
|
|
|
l |= OMAP_TIMER_CTRL_PRE;
|
|
|
|
l |= prescaler << 2;
|
|
|
|
}
|
2005-09-07 23:20:26 +07:00
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
|
2011-09-20 18:30:24 +07:00
|
|
|
|
|
|
|
/* Save the context */
|
|
|
|
timer->context.tclr = l;
|
|
|
|
omap_dm_timer_disable(timer);
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_set_prescaler);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_set_int_enable(struct omap_dm_timer *timer,
|
2006-06-27 06:16:12 +07:00
|
|
|
unsigned int value)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2011-09-20 18:30:24 +07:00
|
|
|
omap_dm_timer_enable(timer);
|
2011-09-17 05:44:20 +07:00
|
|
|
__omap_dm_timer_int_enable(timer, value);
|
2011-09-20 18:30:24 +07:00
|
|
|
|
|
|
|
/* Save the context */
|
|
|
|
timer->context.tier = value;
|
|
|
|
timer->context.twer = value;
|
|
|
|
omap_dm_timer_disable(timer);
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_set_int_enable);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
unsigned int omap_dm_timer_read_status(struct omap_dm_timer *timer)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2006-09-25 16:41:35 +07:00
|
|
|
unsigned int l;
|
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer || pm_runtime_suspended(&timer->pdev->dev))) {
|
|
|
|
pr_err("%s: timer not available or enabled.\n", __func__);
|
2011-09-20 18:30:24 +07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-09-17 05:44:20 +07:00
|
|
|
l = __raw_readl(timer->irq_stat);
|
2006-09-25 16:41:35 +07:00
|
|
|
|
|
|
|
return l;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_read_status);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_write_status(struct omap_dm_timer *timer, unsigned int value)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer || pm_runtime_suspended(&timer->pdev->dev)))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2011-09-17 05:44:20 +07:00
|
|
|
__omap_dm_timer_write_status(timer, value);
|
2011-09-20 18:30:24 +07:00
|
|
|
/* Save the context */
|
|
|
|
timer->context.tisr = value;
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_write_status);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
unsigned int omap_dm_timer_read_counter(struct omap_dm_timer *timer)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer || pm_runtime_suspended(&timer->pdev->dev))) {
|
|
|
|
pr_err("%s: timer not iavailable or enabled.\n", __func__);
|
2011-09-20 18:30:24 +07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-09-17 05:44:20 +07:00
|
|
|
return __omap_dm_timer_read_counter(timer, timer->posted);
|
2005-09-07 23:20:26 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_read_counter);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:26 +07:00
|
|
|
int omap_dm_timer_write_counter(struct omap_dm_timer *timer, unsigned int value)
|
2006-06-27 06:16:23 +07:00
|
|
|
{
|
2011-09-20 18:30:26 +07:00
|
|
|
if (unlikely(!timer || pm_runtime_suspended(&timer->pdev->dev))) {
|
|
|
|
pr_err("%s: timer not available or enabled.\n", __func__);
|
|
|
|
return -EINVAL;
|
2011-09-20 18:30:24 +07:00
|
|
|
}
|
|
|
|
|
2006-09-25 16:41:35 +07:00
|
|
|
omap_dm_timer_write_reg(timer, OMAP_TIMER_COUNTER_REG, value);
|
2011-09-20 18:30:24 +07:00
|
|
|
|
|
|
|
/* Save the context */
|
|
|
|
timer->context.tcrr = value;
|
2011-09-20 18:30:26 +07:00
|
|
|
return 0;
|
2006-06-27 06:16:23 +07:00
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timer_write_counter);
|
2006-06-27 06:16:23 +07:00
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
int omap_dm_timers_active(void)
|
2005-09-07 23:20:26 +07:00
|
|
|
{
|
2011-09-20 18:30:20 +07:00
|
|
|
struct omap_dm_timer *timer;
|
2006-09-25 16:41:42 +07:00
|
|
|
|
2011-09-20 18:30:20 +07:00
|
|
|
list_for_each_entry(timer, &omap_timer_list, node) {
|
2011-09-20 18:30:21 +07:00
|
|
|
if (!timer->reserved)
|
2006-09-25 16:41:42 +07:00
|
|
|
continue;
|
|
|
|
|
2006-06-27 06:16:12 +07:00
|
|
|
if (omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG) &
|
2006-09-25 16:41:35 +07:00
|
|
|
OMAP_TIMER_CTRL_ST) {
|
2006-06-27 06:16:12 +07:00
|
|
|
return 1;
|
2006-09-25 16:41:35 +07:00
|
|
|
}
|
2006-06-27 06:16:12 +07:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
2009-03-24 08:07:46 +07:00
|
|
|
EXPORT_SYMBOL_GPL(omap_dm_timers_active);
|
2005-09-07 23:20:26 +07:00
|
|
|
|
2011-09-20 18:30:19 +07:00
|
|
|
/**
|
|
|
|
* omap_dm_timer_probe - probe function called for every registered device
|
|
|
|
* @pdev: pointer to current timer platform device
|
|
|
|
*
|
|
|
|
* Called by driver framework at the end of device registration for all
|
|
|
|
* timer devices.
|
|
|
|
*/
|
|
|
|
static int __devinit omap_dm_timer_probe(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
unsigned long flags;
|
|
|
|
struct omap_dm_timer *timer;
|
|
|
|
struct resource *mem, *irq, *ioarea;
|
|
|
|
struct dmtimer_platform_data *pdata = pdev->dev.platform_data;
|
|
|
|
|
|
|
|
if (!pdata) {
|
|
|
|
dev_err(&pdev->dev, "%s: no platform data.\n", __func__);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
|
|
|
|
if (unlikely(!irq)) {
|
|
|
|
dev_err(&pdev->dev, "%s: no IRQ resource.\n", __func__);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
|
|
if (unlikely(!mem)) {
|
|
|
|
dev_err(&pdev->dev, "%s: no memory resource.\n", __func__);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
ioarea = request_mem_region(mem->start, resource_size(mem),
|
|
|
|
pdev->name);
|
|
|
|
if (!ioarea) {
|
|
|
|
dev_err(&pdev->dev, "%s: region already claimed.\n", __func__);
|
|
|
|
return -EBUSY;
|
|
|
|
}
|
|
|
|
|
|
|
|
timer = kzalloc(sizeof(struct omap_dm_timer), GFP_KERNEL);
|
|
|
|
if (!timer) {
|
|
|
|
dev_err(&pdev->dev, "%s: no memory for omap_dm_timer.\n",
|
|
|
|
__func__);
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto err_free_ioregion;
|
|
|
|
}
|
|
|
|
|
|
|
|
timer->io_base = ioremap(mem->start, resource_size(mem));
|
|
|
|
if (!timer->io_base) {
|
|
|
|
dev_err(&pdev->dev, "%s: ioremap failed.\n", __func__);
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto err_free_mem;
|
|
|
|
}
|
|
|
|
|
|
|
|
timer->id = pdev->id;
|
|
|
|
timer->irq = irq->start;
|
2011-09-22 06:38:51 +07:00
|
|
|
timer->reserved = pdata->reserved;
|
2011-09-20 18:30:19 +07:00
|
|
|
timer->pdev = pdev;
|
2011-09-20 18:30:24 +07:00
|
|
|
timer->loses_context = pdata->loses_context;
|
|
|
|
timer->get_context_loss_count = pdata->get_context_loss_count;
|
2011-09-20 18:30:19 +07:00
|
|
|
|
2011-09-20 18:30:21 +07:00
|
|
|
/* Skip pm_runtime_enable for OMAP1 */
|
|
|
|
if (!pdata->needs_manual_reset) {
|
|
|
|
pm_runtime_enable(&pdev->dev);
|
|
|
|
pm_runtime_irq_safe(&pdev->dev);
|
|
|
|
}
|
|
|
|
|
2011-09-22 06:38:51 +07:00
|
|
|
if (!timer->reserved) {
|
|
|
|
pm_runtime_get_sync(&pdev->dev);
|
|
|
|
__omap_dm_timer_init_regs(timer);
|
|
|
|
pm_runtime_put(&pdev->dev);
|
|
|
|
}
|
|
|
|
|
2011-09-20 18:30:19 +07:00
|
|
|
/* add the timer element to the list */
|
|
|
|
spin_lock_irqsave(&dm_timer_lock, flags);
|
|
|
|
list_add_tail(&timer->node, &omap_timer_list);
|
|
|
|
spin_unlock_irqrestore(&dm_timer_lock, flags);
|
|
|
|
|
|
|
|
dev_dbg(&pdev->dev, "Device Probed.\n");
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
err_free_mem:
|
|
|
|
kfree(timer);
|
|
|
|
|
|
|
|
err_free_ioregion:
|
|
|
|
release_mem_region(mem->start, resource_size(mem));
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* omap_dm_timer_remove - cleanup a registered timer device
|
|
|
|
* @pdev: pointer to current timer platform device
|
|
|
|
*
|
|
|
|
* Called by driver framework whenever a timer device is unregistered.
|
|
|
|
* In addition to freeing platform resources it also deletes the timer
|
|
|
|
* entry from the local list.
|
|
|
|
*/
|
|
|
|
static int __devexit omap_dm_timer_remove(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct omap_dm_timer *timer;
|
|
|
|
unsigned long flags;
|
|
|
|
int ret = -EINVAL;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&dm_timer_lock, flags);
|
|
|
|
list_for_each_entry(timer, &omap_timer_list, node)
|
|
|
|
if (timer->pdev->id == pdev->id) {
|
|
|
|
list_del(&timer->node);
|
|
|
|
kfree(timer);
|
|
|
|
ret = 0;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
spin_unlock_irqrestore(&dm_timer_lock, flags);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver omap_dm_timer_driver = {
|
|
|
|
.probe = omap_dm_timer_probe,
|
2011-10-01 23:42:47 +07:00
|
|
|
.remove = __devexit_p(omap_dm_timer_remove),
|
2011-09-20 18:30:19 +07:00
|
|
|
.driver = {
|
|
|
|
.name = "omap_timer",
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static int __init omap_dm_timer_driver_init(void)
|
|
|
|
{
|
|
|
|
return platform_driver_register(&omap_dm_timer_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit omap_dm_timer_driver_exit(void)
|
|
|
|
{
|
|
|
|
platform_driver_unregister(&omap_dm_timer_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
early_platform_init("earlytimer", &omap_dm_timer_driver);
|
|
|
|
module_init(omap_dm_timer_driver_init);
|
|
|
|
module_exit(omap_dm_timer_driver_exit);
|
|
|
|
|
|
|
|
MODULE_DESCRIPTION("OMAP Dual-Mode Timer Driver");
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_ALIAS("platform:" DRIVER_NAME);
|
|
|
|
MODULE_AUTHOR("Texas Instruments Inc");
|