2013-04-08 16:38:50 +07:00
|
|
|
/*
|
|
|
|
* Device Tree for the ST-Ericsson U300 Machine and SoC
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "ST-Ericsson U300";
|
|
|
|
compatible = "stericsson,u300";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
chosen {
|
|
|
|
bootargs = "root=/dev/ram0 console=ttyAMA0,115200n8 earlyprintk";
|
|
|
|
};
|
|
|
|
|
|
|
|
aliases {
|
|
|
|
serial0 = &uart0;
|
|
|
|
serial1 = &uart1;
|
|
|
|
};
|
|
|
|
|
|
|
|
memory {
|
|
|
|
reg = <0x48000000 0x03c00000>;
|
|
|
|
};
|
|
|
|
|
2013-04-19 15:51:59 +07:00
|
|
|
s365 {
|
|
|
|
compatible = "stericsson,s365";
|
|
|
|
vana15-supply = <&ab3100_ldo_d_reg>;
|
|
|
|
};
|
|
|
|
|
2013-04-08 16:38:50 +07:00
|
|
|
timer: timer@c0014000 {
|
|
|
|
compatible = "stericsson,u300-apptimer";
|
|
|
|
reg = <0xc0014000 0x1000>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <24 25 26 27>;
|
|
|
|
};
|
|
|
|
|
|
|
|
gpio: gpio@c0016000 {
|
|
|
|
compatible = "stericsson,gpio-coh901";
|
|
|
|
reg = <0xc0016000 0x1000>;
|
|
|
|
interrupt-parent = <&vicb>;
|
|
|
|
interrupts = <0 1 2 18 21 22 23>;
|
|
|
|
interrupt-names = "gpio0", "gpio1", "gpio2", "gpio3",
|
|
|
|
"gpio4", "gpio5", "gpio6";
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl: pinctrl@c0011000 {
|
|
|
|
compatible = "stericsson,pinctrl-u300";
|
|
|
|
reg = <0xc0011000 0x1000>;
|
|
|
|
};
|
|
|
|
|
2013-04-19 17:59:59 +07:00
|
|
|
watchdog: watchdog@c0012000 {
|
|
|
|
compatible = "stericsson,coh901327";
|
|
|
|
reg = <0xc0012000 0x1000>;
|
|
|
|
interrupt-parent = <&vicb>;
|
|
|
|
interrupts = <3>;
|
|
|
|
};
|
|
|
|
|
2013-04-19 18:22:57 +07:00
|
|
|
rtc: rtc@c0017000 {
|
|
|
|
compatible = "stericsson,coh901331";
|
|
|
|
reg = <0xc0017000 0x1000>;
|
|
|
|
interrupt-parent = <&vicb>;
|
|
|
|
interrupts = <10>;
|
|
|
|
};
|
|
|
|
|
2013-04-19 18:44:25 +07:00
|
|
|
dmac: dma-controller@c00020000 {
|
|
|
|
compatible = "stericsson,coh901318";
|
|
|
|
reg = <0xc0020000 0x1000>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <2>;
|
|
|
|
#dma-cells = <1>;
|
|
|
|
dma-channels = <40>;
|
|
|
|
};
|
|
|
|
|
2013-04-22 16:00:02 +07:00
|
|
|
/* A NAND flash of 128 MiB */
|
|
|
|
fsmc: flash@40000000 {
|
|
|
|
compatible = "stericsson,fsmc-nand";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
reg = <0x9f800000 0x1000>, /* FSMC Register*/
|
|
|
|
<0x80000000 0x4000>, /* NAND Base DATA */
|
|
|
|
<0x80020000 0x4000>, /* NAND Base ADDR */
|
|
|
|
<0x80010000 0x4000>; /* NAND Base CMD */
|
|
|
|
reg-names = "fsmc_regs", "nand_data", "nand_addr", "nand_cmd";
|
|
|
|
nand-skip-bbtscan;
|
|
|
|
|
|
|
|
partition@0 {
|
|
|
|
label = "boot records";
|
|
|
|
reg = <0x0 0x20000>;
|
|
|
|
};
|
|
|
|
partition@20000 {
|
|
|
|
label = "free";
|
|
|
|
reg = <0x20000 0x7e0000>;
|
|
|
|
};
|
|
|
|
partition@800000 {
|
|
|
|
label = "platform";
|
|
|
|
reg = <0x800000 0xf800000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-04-11 20:13:39 +07:00
|
|
|
i2c0: i2c@c0004000 {
|
|
|
|
compatible = "st,ddci2c";
|
|
|
|
reg = <0xc0004000 0x1000>;
|
|
|
|
interrupt-parent = <&vicb>;
|
|
|
|
interrupts = <8>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2013-04-19 15:51:59 +07:00
|
|
|
ab3100: ab3100@0x48 {
|
|
|
|
compatible = "stericsson,ab3100";
|
|
|
|
reg = <0x48>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <0>; /* EXT0 IRQ */
|
|
|
|
ab3100-regulators {
|
|
|
|
compatible = "stericsson,ab3100-regulators";
|
|
|
|
ab3100_ldo_a_reg: ab3100_ldo_a {
|
|
|
|
regulator-compatible = "ab3100_ldo_a";
|
|
|
|
startup-delay-us = <200>;
|
|
|
|
regulator-always-on;
|
|
|
|
regulator-boot-on;
|
|
|
|
};
|
|
|
|
ab3100_ldo_c_reg: ab3100_ldo_c {
|
|
|
|
regulator-compatible = "ab3100_ldo_c";
|
|
|
|
startup-delay-us = <200>;
|
|
|
|
};
|
|
|
|
ab3100_ldo_d_reg: ab3100_ldo_d {
|
|
|
|
regulator-compatible = "ab3100_ldo_d";
|
|
|
|
startup-delay-us = <200>;
|
|
|
|
};
|
|
|
|
ab3100_ldo_e_reg: ab3100_ldo_e {
|
|
|
|
regulator-compatible = "ab3100_ldo_e";
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <1800000>;
|
|
|
|
startup-delay-us = <200>;
|
|
|
|
regulator-always-on;
|
|
|
|
regulator-boot-on;
|
|
|
|
};
|
|
|
|
ab3100_ldo_f_reg: ab3100_ldo_f {
|
|
|
|
regulator-compatible = "ab3100_ldo_f";
|
|
|
|
regulator-min-microvolt = <2500000>;
|
|
|
|
regulator-max-microvolt = <2500000>;
|
|
|
|
startup-delay-us = <600>;
|
|
|
|
regulator-always-on;
|
|
|
|
regulator-boot-on;
|
|
|
|
};
|
|
|
|
ab3100_ldo_g_reg: ab3100_ldo_g {
|
|
|
|
regulator-compatible = "ab3100_ldo_g";
|
|
|
|
regulator-min-microvolt = <1500000>;
|
|
|
|
regulator-max-microvolt = <2850000>;
|
|
|
|
startup-delay-us = <400>;
|
|
|
|
};
|
|
|
|
ab3100_ldo_h_reg: ab3100_ldo_h {
|
|
|
|
regulator-compatible = "ab3100_ldo_h";
|
|
|
|
regulator-min-microvolt = <1200000>;
|
|
|
|
regulator-max-microvolt = <2750000>;
|
|
|
|
startup-delay-us = <200>;
|
|
|
|
};
|
|
|
|
ab3100_ldo_k_reg: ab3100_ldo_k {
|
|
|
|
regulator-compatible = "ab3100_ldo_k";
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <2750000>;
|
|
|
|
startup-delay-us = <200>;
|
|
|
|
};
|
|
|
|
ab3100_ext_reg: ab3100_ext {
|
|
|
|
regulator-compatible = "ab3100_ext";
|
|
|
|
};
|
|
|
|
ab3100_buck_reg: ab3100_buck {
|
|
|
|
regulator-compatible = "ab3100_buck";
|
|
|
|
regulator-min-microvolt = <1200000>;
|
|
|
|
regulator-max-microvolt = <1800000>;
|
|
|
|
startup-delay-us = <1000>;
|
|
|
|
regulator-always-on;
|
|
|
|
regulator-boot-on;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2013-04-11 20:13:39 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
i2c1: i2c@c0005000 {
|
|
|
|
compatible = "st,ddci2c";
|
|
|
|
reg = <0xc0005000 0x1000>;
|
|
|
|
interrupt-parent = <&vicb>;
|
|
|
|
interrupts = <9>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2013-04-19 15:51:59 +07:00
|
|
|
fwcam0: fwcam@0x10 {
|
|
|
|
reg = <0x10>;
|
|
|
|
};
|
|
|
|
fwcam1: fwcam@0x5d {
|
|
|
|
reg = <0x5d>;
|
|
|
|
};
|
2013-04-11 20:13:39 +07:00
|
|
|
};
|
|
|
|
|
2013-04-08 16:38:50 +07:00
|
|
|
amba {
|
|
|
|
compatible = "arm,amba-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
vica: interrupt-controller@a0001000 {
|
|
|
|
compatible = "arm,versatile-vic";
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
reg = <0xa0001000 0x20>;
|
|
|
|
};
|
|
|
|
|
|
|
|
vicb: interrupt-controller@a0002000 {
|
|
|
|
compatible = "arm,versatile-vic";
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
reg = <0xa0002000 0x20>;
|
|
|
|
};
|
|
|
|
|
|
|
|
uart0: serial@c0013000 {
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
reg = <0xc0013000 0x1000>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <22>;
|
2013-05-02 15:38:52 +07:00
|
|
|
dmas = <&dmac 17 &dmac 18>;
|
|
|
|
dma-names = "tx", "rx";
|
2013-04-08 16:38:50 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
uart1: serial@c0007000 {
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
reg = <0xc0007000 0x1000>;
|
|
|
|
interrupt-parent = <&vicb>;
|
|
|
|
interrupts = <20>;
|
2013-05-02 15:38:52 +07:00
|
|
|
dmas = <&dmac 38 &dmac 39>;
|
|
|
|
dma-names = "tx", "rx";
|
2013-04-08 16:38:50 +07:00
|
|
|
};
|
2013-04-10 19:34:00 +07:00
|
|
|
|
|
|
|
mmcsd: mmcsd@c0001000 {
|
|
|
|
compatible = "arm,pl18x", "arm,primecell";
|
|
|
|
reg = <0xc0001000 0x1000>;
|
|
|
|
interrupt-parent = <&vicb>;
|
|
|
|
interrupts = <6 7>;
|
|
|
|
max-frequency = <24000000>;
|
|
|
|
bus-width = <4>; // SD-card slot
|
|
|
|
mmc-cap-mmc-highspeed;
|
|
|
|
mmc-cap-sd-highspeed;
|
|
|
|
cd-gpios = <&gpio 12 0x4>;
|
|
|
|
cd-inverted;
|
|
|
|
vmmc-supply = <&ab3100_ldo_g_reg>;
|
2013-05-02 15:38:52 +07:00
|
|
|
dmas = <&dmac 14>;
|
|
|
|
dma-names = "rx";
|
2013-04-10 19:34:00 +07:00
|
|
|
};
|
2013-04-19 19:56:46 +07:00
|
|
|
|
|
|
|
spi: ssp@c0006000 {
|
|
|
|
compatible = "arm,pl022", "arm,primecell";
|
|
|
|
reg = <0xc0006000 0x1000>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <23>;
|
|
|
|
dmas = <&dmac 27 &dmac 28>;
|
|
|
|
dma-names = "tx", "rx";
|
|
|
|
num-cs = <3>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2013-04-22 02:39:46 +07:00
|
|
|
spi-dummy@1 {
|
|
|
|
compatible = "arm,pl022-dummy";
|
|
|
|
reg = <1>;
|
|
|
|
spi-max-frequency = <20000000>;
|
|
|
|
};
|
2013-04-19 19:56:46 +07:00
|
|
|
};
|
2013-04-08 16:38:50 +07:00
|
|
|
};
|
|
|
|
};
|