2013-04-01 19:24:22 +07:00
|
|
|
/*
|
|
|
|
* Copyright 2013 Pavel Machek <pavel@denx.de>
|
|
|
|
*
|
|
|
|
* The code contained herein is licensed under the GNU General Public
|
|
|
|
* License V2.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
#include "imx6q.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "MicroSys sbc6x board";
|
|
|
|
compatible = "microsys,sbc6x", "fsl,imx6q";
|
|
|
|
|
2018-01-24 20:22:14 +07:00
|
|
|
memory@10000000 {
|
2018-12-06 01:10:03 +07:00
|
|
|
device_type = "memory";
|
2013-04-01 19:24:22 +07:00
|
|
|
reg = <0x10000000 0x80000000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-10-23 14:36:09 +07:00
|
|
|
|
2013-04-01 19:24:22 +07:00
|
|
|
&fec {
|
|
|
|
pinctrl-names = "default";
|
2013-10-23 14:36:09 +07:00
|
|
|
pinctrl-0 = <&pinctrl_enet>;
|
2013-04-01 19:24:22 +07:00
|
|
|
phy-mode = "rgmii";
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-10-23 14:36:09 +07:00
|
|
|
&iomuxc {
|
|
|
|
imx6q-sbc6x {
|
|
|
|
pinctrl_enet: enetgrp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
|
|
|
|
MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
|
2016-07-09 04:22:54 +07:00
|
|
|
MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
|
2013-10-23 14:36:09 +07:00
|
|
|
MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
|
2016-07-09 04:22:54 +07:00
|
|
|
MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b030
|
2013-10-23 14:36:09 +07:00
|
|
|
MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_uart1: uart1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usbotg: usbotggrp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc3: usdhc3grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
|
|
|
|
MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
|
|
|
|
MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-04-01 19:24:22 +07:00
|
|
|
&uart1 {
|
|
|
|
pinctrl-names = "default";
|
2013-10-23 14:36:09 +07:00
|
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
2013-04-01 19:24:22 +07:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usbotg {
|
|
|
|
pinctrl-names = "default";
|
2013-10-23 14:36:09 +07:00
|
|
|
pinctrl-0 = <&pinctrl_usbotg>;
|
2013-04-01 19:24:22 +07:00
|
|
|
disable-over-current;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usdhc3 {
|
|
|
|
pinctrl-names = "default";
|
2013-10-23 14:36:09 +07:00
|
|
|
pinctrl-0 = <&pinctrl_usdhc3>;
|
2013-04-01 19:24:22 +07:00
|
|
|
status = "okay";
|
|
|
|
};
|