2019-06-28 09:38:32 +07:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
%YAML 1.2
|
|
|
|
---
|
|
|
|
$id: http://devicetree.org/schemas/pinctrl/aspeed,ast2400-pinctrl.yaml#
|
|
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
|
|
|
|
title: ASPEED AST2400 Pin Controller
|
|
|
|
|
|
|
|
maintainers:
|
|
|
|
- Andrew Jeffery <andrew@aj.id.au>
|
|
|
|
|
|
|
|
description: |+
|
|
|
|
The pin controller node should be the child of a syscon node with the
|
|
|
|
required property:
|
|
|
|
|
|
|
|
- compatible: Should be one of the following:
|
|
|
|
"aspeed,ast2400-scu", "syscon", "simple-mfd"
|
|
|
|
|
|
|
|
Refer to the the bindings described in
|
2020-02-22 16:00:02 +07:00
|
|
|
Documentation/devicetree/bindings/mfd/syscon.yaml
|
2019-06-28 09:38:32 +07:00
|
|
|
|
|
|
|
properties:
|
|
|
|
compatible:
|
2019-07-24 15:13:13 +07:00
|
|
|
const: aspeed,ast2400-pinctrl
|
2019-12-03 19:04:02 +07:00
|
|
|
reg:
|
|
|
|
description: |
|
|
|
|
A hint for the memory regions associated with the pin-controller
|
2019-06-28 09:38:32 +07:00
|
|
|
|
|
|
|
patternProperties:
|
|
|
|
'^.*$':
|
|
|
|
if:
|
|
|
|
type: object
|
|
|
|
then:
|
|
|
|
patternProperties:
|
|
|
|
"^function|groups$":
|
|
|
|
allOf:
|
|
|
|
- $ref: "/schemas/types.yaml#/definitions/string"
|
2019-07-12 13:17:21 +07:00
|
|
|
- enum: [ ACPI, ADC0, ADC1, ADC10, ADC11, ADC12, ADC13, ADC14,
|
|
|
|
ADC15, ADC2, ADC3, ADC4, ADC5, ADC6, ADC7, ADC8, ADC9, BMCINT,
|
|
|
|
DDCCLK, DDCDAT, EXTRST, FLACK, FLBUSY, FLWP, GPID, GPID0, GPID2,
|
|
|
|
GPID4, GPID6, GPIE0, GPIE2, GPIE4, GPIE6, I2C10, I2C11, I2C12,
|
|
|
|
I2C13, I2C14, I2C3, I2C4, I2C5, I2C6, I2C7, I2C8, I2C9, LPCPD,
|
|
|
|
LPCPME, LPCRST, LPCSMI, MAC1LINK, MAC2LINK, MDIO1, MDIO2, NCTS1,
|
|
|
|
NCTS2, NCTS3, NCTS4, NDCD1, NDCD2, NDCD3, NDCD4, NDSR1, NDSR2,
|
|
|
|
NDSR3, NDSR4, NDTR1, NDTR2, NDTR3, NDTR4, NDTS4, NRI1, NRI2,
|
|
|
|
NRI3, NRI4, NRTS1, NRTS2, NRTS3, OSCCLK, PWM0, PWM1, PWM2, PWM3,
|
|
|
|
PWM4, PWM5, PWM6, PWM7, RGMII1, RGMII2, RMII1, RMII2, ROM16,
|
|
|
|
ROM8, ROMCS1, ROMCS2, ROMCS3, ROMCS4, RXD1, RXD2, RXD3, RXD4,
|
|
|
|
SALT1, SALT2, SALT3, SALT4, SD1, SD2, SGPMCK, SGPMI, SGPMLD,
|
|
|
|
SGPMO, SGPSCK, SGPSI0, SGPSI1, SGPSLD, SIOONCTRL, SIOPBI, SIOPBO,
|
|
|
|
SIOPWREQ, SIOPWRGD, SIOS3, SIOS5, SIOSCI, SPI1, SPI1DEBUG,
|
|
|
|
SPI1PASSTHRU, SPICS1, TIMER3, TIMER4, TIMER5, TIMER6, TIMER7,
|
|
|
|
TIMER8, TXD1, TXD2, TXD3, TXD4, UART6, USB11D1, USB11H2, USB2D1,
|
|
|
|
USB2H1, USBCKI, VGABIOS_ROM, VGAHS, VGAVS, VPI18, VPI24, VPI30,
|
|
|
|
VPO12, VPO24, WDTRST1, WDTRST2 ]
|
2019-06-28 09:38:32 +07:00
|
|
|
|
|
|
|
required:
|
|
|
|
- compatible
|
|
|
|
|
2020-03-26 05:05:41 +07:00
|
|
|
additionalProperties: false
|
|
|
|
|
2019-06-28 09:38:32 +07:00
|
|
|
examples:
|
|
|
|
- |
|
|
|
|
syscon: scu@1e6e2000 {
|
|
|
|
compatible = "aspeed,ast2400-scu", "syscon", "simple-mfd";
|
|
|
|
reg = <0x1e6e2000 0x1a8>;
|
|
|
|
|
|
|
|
pinctrl: pinctrl {
|
|
|
|
compatible = "aspeed,g4-pinctrl";
|
|
|
|
|
|
|
|
pinctrl_i2c3_default: i2c3_default {
|
|
|
|
function = "I2C3";
|
|
|
|
groups = "I2C3";
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_gpioh0_unbiased_default: gpioh0 {
|
|
|
|
pins = "A8";
|
|
|
|
bias-disable;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|