2012-09-26 19:29:09 +07:00
|
|
|
/*
|
|
|
|
* Copyright 2012 ST-Ericsson AB
|
|
|
|
*
|
|
|
|
* The code contained herein is licensed under the GNU General Public
|
|
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
|
|
* Version 2 or later at the following locations:
|
|
|
|
*
|
|
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
|
|
*/
|
|
|
|
|
2013-05-30 00:15:39 +07:00
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
2013-08-07 20:37:52 +07:00
|
|
|
#include "ste-dbx5x0.dtsi"
|
2013-11-13 16:32:20 +07:00
|
|
|
#include "ste-href-family-pinctrl.dtsi"
|
2012-09-26 19:29:09 +07:00
|
|
|
|
|
|
|
/ {
|
|
|
|
memory {
|
|
|
|
reg = <0x00000000 0x20000000>;
|
|
|
|
};
|
|
|
|
|
2013-03-01 20:38:07 +07:00
|
|
|
soc {
|
2013-11-13 21:59:40 +07:00
|
|
|
usb_per5@a03e0000 {
|
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
pinctrl-0 = <&musb_default_mode>;
|
|
|
|
pinctrl-1 = <&musb_sleep_mode>;
|
|
|
|
};
|
|
|
|
|
2012-09-26 19:29:09 +07:00
|
|
|
uart@80120000 {
|
2013-11-13 16:32:20 +07:00
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
pinctrl-0 = <&uart0_default_mode>;
|
|
|
|
pinctrl-1 = <&uart0_sleep_mode>;
|
2012-09-26 19:29:09 +07:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2015-07-08 20:15:22 +07:00
|
|
|
/* This UART is unused and thus left disabled */
|
2012-09-26 19:29:09 +07:00
|
|
|
uart@80121000 {
|
2013-11-13 16:32:20 +07:00
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
pinctrl-0 = <&uart1_default_mode>;
|
|
|
|
pinctrl-1 = <&uart1_sleep_mode>;
|
2012-09-26 19:29:09 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
uart@80007000 {
|
2013-11-13 16:32:20 +07:00
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
pinctrl-0 = <&uart2_default_mode>;
|
|
|
|
pinctrl-1 = <&uart2_sleep_mode>;
|
2012-09-26 19:29:09 +07:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-11-13 17:10:07 +07:00
|
|
|
i2c@80004000 {
|
|
|
|
pinctrl-names = "default","sleep";
|
|
|
|
pinctrl-0 = <&i2c0_default_mode>;
|
|
|
|
pinctrl-1 = <&i2c0_sleep_mode>;
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@80122000 {
|
|
|
|
pinctrl-names = "default","sleep";
|
|
|
|
pinctrl-0 = <&i2c1_default_mode>;
|
|
|
|
pinctrl-1 = <&i2c1_sleep_mode>;
|
|
|
|
};
|
|
|
|
|
2012-09-26 19:29:09 +07:00
|
|
|
i2c@80128000 {
|
2013-11-13 17:10:07 +07:00
|
|
|
pinctrl-names = "default","sleep";
|
|
|
|
pinctrl-0 = <&i2c2_default_mode>;
|
|
|
|
pinctrl-1 = <&i2c2_sleep_mode>;
|
2013-05-22 15:09:39 +07:00
|
|
|
lp5521@33 {
|
|
|
|
compatible = "national,lp5521";
|
2012-09-26 19:29:09 +07:00
|
|
|
reg = <0x33>;
|
2013-05-22 15:09:39 +07:00
|
|
|
label = "lp5521_pri";
|
|
|
|
clock-mode = /bits/ 8 <2>;
|
|
|
|
chan0 {
|
|
|
|
led-cur = /bits/ 8 <0x2f>;
|
|
|
|
max-cur = /bits/ 8 <0x5f>;
|
2013-09-15 17:01:07 +07:00
|
|
|
linux,default-trigger = "heartbeat";
|
2013-05-22 15:09:39 +07:00
|
|
|
};
|
|
|
|
chan1 {
|
|
|
|
led-cur = /bits/ 8 <0x2f>;
|
|
|
|
max-cur = /bits/ 8 <0x5f>;
|
|
|
|
};
|
|
|
|
chan2 {
|
|
|
|
led-cur = /bits/ 8 <0x2f>;
|
|
|
|
max-cur = /bits/ 8 <0x5f>;
|
|
|
|
};
|
2012-09-26 19:29:09 +07:00
|
|
|
};
|
2013-05-22 15:09:39 +07:00
|
|
|
lp5521@34 {
|
|
|
|
compatible = "national,lp5521";
|
2012-09-26 19:29:09 +07:00
|
|
|
reg = <0x34>;
|
2013-05-22 15:09:39 +07:00
|
|
|
label = "lp5521_sec";
|
|
|
|
clock-mode = /bits/ 8 <2>;
|
|
|
|
chan0 {
|
|
|
|
led-cur = /bits/ 8 <0x2f>;
|
|
|
|
max-cur = /bits/ 8 <0x5f>;
|
|
|
|
};
|
|
|
|
chan1 {
|
|
|
|
led-cur = /bits/ 8 <0x2f>;
|
|
|
|
max-cur = /bits/ 8 <0x5f>;
|
|
|
|
};
|
|
|
|
chan2 {
|
|
|
|
led-cur = /bits/ 8 <0x2f>;
|
|
|
|
max-cur = /bits/ 8 <0x5f>;
|
|
|
|
};
|
2012-09-26 19:29:09 +07:00
|
|
|
};
|
2013-06-04 16:50:32 +07:00
|
|
|
bh1780@29 {
|
2012-09-26 19:29:09 +07:00
|
|
|
compatible = "rohm,bh1780gli";
|
2013-10-02 18:40:09 +07:00
|
|
|
reg = <0x29>;
|
2012-09-26 19:29:09 +07:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-11-13 17:10:07 +07:00
|
|
|
i2c@80110000 {
|
|
|
|
pinctrl-names = "default","sleep";
|
|
|
|
pinctrl-0 = <&i2c3_default_mode>;
|
|
|
|
pinctrl-1 = <&i2c3_sleep_mode>;
|
|
|
|
};
|
|
|
|
|
2016-10-07 14:30:46 +07:00
|
|
|
/* ST6G3244ME level translator for 1.8/2.9 V */
|
2015-04-20 21:02:31 +07:00
|
|
|
vmmci: regulator-gpio {
|
|
|
|
compatible = "regulator-gpio";
|
|
|
|
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <2900000>;
|
|
|
|
regulator-name = "mmci-reg";
|
|
|
|
regulator-type = "voltage";
|
|
|
|
|
|
|
|
startup-delay-us = <100>;
|
|
|
|
|
|
|
|
states = <1800000 0x1
|
|
|
|
2900000 0x0>;
|
|
|
|
};
|
|
|
|
|
2012-09-26 19:29:09 +07:00
|
|
|
// External Micro SD slot
|
|
|
|
sdi0_per1@80126000 {
|
|
|
|
arm,primecell-periphid = <0x10480180>;
|
2013-05-27 18:15:05 +07:00
|
|
|
max-frequency = <100000000>;
|
2012-09-26 19:29:09 +07:00
|
|
|
bus-width = <4>;
|
2014-03-19 02:34:04 +07:00
|
|
|
cap-sd-highspeed;
|
|
|
|
cap-mmc-highspeed;
|
2014-03-19 20:11:44 +07:00
|
|
|
sd-uhs-sdr12;
|
|
|
|
sd-uhs-sdr25;
|
|
|
|
full-pwr-cycle;
|
2014-03-18 16:47:25 +07:00
|
|
|
st,sig-dir-dat0;
|
|
|
|
st,sig-dir-dat2;
|
|
|
|
st,sig-dir-cmd;
|
|
|
|
st,sig-pin-fbclk;
|
2012-09-26 19:29:09 +07:00
|
|
|
vmmc-supply = <&ab8500_ldo_aux3_reg>;
|
2012-12-06 22:08:45 +07:00
|
|
|
vqmmc-supply = <&vmmci>;
|
2013-11-13 19:46:57 +07:00
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
pinctrl-0 = <&sdi0_default_mode>;
|
|
|
|
pinctrl-1 = <&sdi0_sleep_mode>;
|
2012-09-26 19:29:09 +07:00
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
// WLAN SDIO channel
|
|
|
|
sdi1_per2@80118000 {
|
|
|
|
arm,primecell-periphid = <0x10480180>;
|
2013-05-27 18:15:05 +07:00
|
|
|
max-frequency = <100000000>;
|
2012-09-26 19:29:09 +07:00
|
|
|
bus-width = <4>;
|
2014-03-19 20:11:44 +07:00
|
|
|
non-removable;
|
2013-11-13 19:46:57 +07:00
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
pinctrl-0 = <&sdi1_default_mode>;
|
|
|
|
pinctrl-1 = <&sdi1_sleep_mode>;
|
2012-09-26 19:29:09 +07:00
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
// PoP:ed eMMC
|
|
|
|
sdi2_per3@80005000 {
|
|
|
|
arm,primecell-periphid = <0x10480180>;
|
2013-05-27 18:15:05 +07:00
|
|
|
max-frequency = <100000000>;
|
2012-09-26 19:29:09 +07:00
|
|
|
bus-width = <8>;
|
2014-03-19 02:34:04 +07:00
|
|
|
cap-mmc-highspeed;
|
2014-03-19 20:11:44 +07:00
|
|
|
non-removable;
|
2014-03-20 20:07:34 +07:00
|
|
|
vmmc-supply = <&db8500_vsmps2_reg>;
|
2013-11-13 19:46:57 +07:00
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
pinctrl-0 = <&sdi2_default_mode>;
|
|
|
|
pinctrl-1 = <&sdi2_sleep_mode>;
|
2012-09-26 19:29:09 +07:00
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
// On-board eMMC
|
|
|
|
sdi4_per2@80114000 {
|
|
|
|
arm,primecell-periphid = <0x10480180>;
|
2013-05-27 18:15:05 +07:00
|
|
|
max-frequency = <100000000>;
|
2012-09-26 19:29:09 +07:00
|
|
|
bus-width = <8>;
|
2014-03-19 02:34:04 +07:00
|
|
|
cap-mmc-highspeed;
|
2014-03-19 20:11:44 +07:00
|
|
|
non-removable;
|
2012-09-26 19:29:09 +07:00
|
|
|
vmmc-supply = <&ab8500_ldo_aux2_reg>;
|
2013-11-13 19:46:57 +07:00
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
pinctrl-0 = <&sdi4_default_mode>;
|
|
|
|
pinctrl-1 = <&sdi4_sleep_mode>;
|
2012-09-26 19:29:09 +07:00
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
sound {
|
|
|
|
compatible = "stericsson,snd-soc-mop500";
|
|
|
|
|
|
|
|
stericsson,cpu-dai = <&msp1 &msp3>;
|
|
|
|
stericsson,audio-codec = <&codec>;
|
|
|
|
};
|
|
|
|
|
2013-11-13 20:45:06 +07:00
|
|
|
msp0: msp@80123000 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&msp0_default_mode>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2012-09-26 19:29:09 +07:00
|
|
|
msp1: msp@80124000 {
|
2013-11-13 20:45:06 +07:00
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&msp1_default_mode>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
msp2: msp@80117000 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&msp2_default_mode>;
|
2012-09-26 19:29:09 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
msp3: msp@80125000 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
prcmu@80157000 {
|
2013-03-12 15:39:01 +07:00
|
|
|
ab8500 {
|
2013-09-26 20:09:14 +07:00
|
|
|
ab8500-gpio {
|
|
|
|
};
|
|
|
|
|
2012-09-26 19:29:09 +07:00
|
|
|
ab8500-regulators {
|
|
|
|
ab8500_ldo_aux1_reg: ab8500_ldo_aux1 {
|
|
|
|
regulator-name = "V-DISPLAY";
|
|
|
|
};
|
|
|
|
|
|
|
|
ab8500_ldo_aux2_reg: ab8500_ldo_aux2 {
|
|
|
|
regulator-name = "V-eMMC1";
|
|
|
|
};
|
|
|
|
|
|
|
|
ab8500_ldo_aux3_reg: ab8500_ldo_aux3 {
|
|
|
|
regulator-name = "V-MMC-SD";
|
|
|
|
};
|
|
|
|
|
2013-04-09 16:16:56 +07:00
|
|
|
ab8500_ldo_intcore_reg: ab8500_ldo_intcore {
|
2012-09-26 19:29:09 +07:00
|
|
|
regulator-name = "V-INTCORE";
|
|
|
|
};
|
|
|
|
|
|
|
|
ab8500_ldo_tvout_reg: ab8500_ldo_tvout {
|
|
|
|
regulator-name = "V-TVOUT";
|
|
|
|
};
|
|
|
|
|
|
|
|
ab8500_ldo_usb_reg: ab8500_ldo_usb {
|
|
|
|
regulator-name = "dummy";
|
|
|
|
};
|
|
|
|
|
|
|
|
ab8500_ldo_audio_reg: ab8500_ldo_audio {
|
|
|
|
regulator-name = "V-AUD";
|
|
|
|
};
|
|
|
|
|
|
|
|
ab8500_ldo_anamic1_reg: ab8500_ldo_anamic1 {
|
|
|
|
regulator-name = "V-AMIC1";
|
|
|
|
};
|
|
|
|
|
2013-05-30 20:27:42 +07:00
|
|
|
ab8500_ldo_anamic2_reg: ab8500_ldo_anamic2 {
|
2012-09-26 19:29:09 +07:00
|
|
|
regulator-name = "V-AMIC2";
|
|
|
|
};
|
|
|
|
|
|
|
|
ab8500_ldo_dmic_reg: ab8500_ldo_dmic {
|
|
|
|
regulator-name = "V-DMIC";
|
|
|
|
};
|
|
|
|
|
|
|
|
ab8500_ldo_ana_reg: ab8500_ldo_ana {
|
|
|
|
regulator-name = "V-CSI/DSI";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2013-11-14 21:23:20 +07:00
|
|
|
|
|
|
|
mcde@a0350000 {
|
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
pinctrl-0 = <&lcd_default_mode>;
|
|
|
|
pinctrl-1 = <&lcd_sleep_mode>;
|
|
|
|
};
|
2012-09-26 19:29:09 +07:00
|
|
|
};
|
|
|
|
};
|