2012-02-21 00:02:09 +07:00
|
|
|
subdir-ccflags-$(CONFIG_PPC_WERROR) := -Werror
|
|
|
|
|
|
2016-02-20 12:02:46 +07:00
|
|
|
obj-$(CONFIG_PERF_EVENTS) += callchain.o perf_regs.o
|
2012-02-21 00:02:09 +07:00
|
|
|
|
2013-04-23 02:42:41 +07:00
|
|
|
obj-$(CONFIG_PPC_PERF_CTRS) += core-book3s.o bhrb.o
|
2012-02-21 00:02:09 +07:00
|
|
|
obj64-$(CONFIG_PPC_PERF_CTRS) += power4-pmu.o ppc970-pmu.o power5-pmu.o \
|
2013-04-26 02:28:28 +07:00
|
|
|
power5+-pmu.o power6-pmu.o power7-pmu.o \
|
2016-06-27 00:37:08 +07:00
|
|
|
isa207-common.o power8-pmu.o power9-pmu.o
|
2012-02-21 00:02:09 +07:00
|
|
|
obj32-$(CONFIG_PPC_PERF_CTRS) += mpc7450-pmu.o
|
|
|
|
|
|
|
|
|
|
obj-$(CONFIG_FSL_EMB_PERF_EVENT) += core-fsl-emb.o
|
2013-06-06 03:22:10 +07:00
|
|
|
obj-$(CONFIG_FSL_EMB_PERF_EVENT_E500) += e500-pmu.o e6500-pmu.o
|
2012-02-21 00:02:09 +07:00
|
|
|
|
2014-03-14 12:00:43 +07:00
|
|
|
obj-$(CONFIG_HV_PERF_CTRS) += hv-24x7.o hv-gpci.o hv-common.o
|
|
|
|
|
|
powerpc/8xx: Perf events on PPC 8xx
This patch has been reworked since RFC version. In the RFC, this patch
was preceded by a patch clearing MSR RI for all PPC32 at all time at
exception prologs. Now MSR RI clearing is done only when this 8xx perf
events functionality is compiled in, it is therefore limited to 8xx
and merged inside this patch.
Other main changes have been to take into account detailed review from
Peter Zijlstra. The instructions counter has been reworked to behave
as a free running counter like the three other counters.
The 8xx has no PMU, however some events can be emulated by other means.
This patch implements the following events (as reported by 'perf list'):
cpu-cycles OR cycles [Hardware event]
instructions [Hardware event]
dTLB-load-misses [Hardware cache event]
iTLB-load-misses [Hardware cache event]
'cycles' event is implemented using the timebase clock. Timebase clock
corresponds to CPU clock divided by 16, so number of cycles is
approximatly 16 times the number of TB ticks
On the 8xx, TLB misses are handled by software. It is therefore
easy to count all TLB misses each time the TLB miss exception is
called.
'instructions' is calculated by using instruction watchpoint counter.
This patch sets counter A to count instructions at address greater
than 0, hence we count all instructions executed while MSR RI bit is
set. The counter is set to the maximum which is 0xffff. Every 65535
instructions, debug instruction breakpoint exception fires. The
exception handler increments a counter in memory which then
represent the upper part of the instruction counter. We therefore
end up with a 48 bits counter. In order to avoid unnecessary overhead
while no perf event is active, this counter is started when the first
event referring to this counter is added, and the counter is stopped
when the last event referring to it is deleted. In order to properly
support breakpoint exceptions, MSR RI bit has to be unset in exception
epilogs in order to avoid breakpoint exceptions during critical
sections during changes to SRR0 and SRR1 would be problematic.
All counters are handled as free running counters.
Signed-off-by: Christophe Leroy <christophe.leroy@c-s.fr>
Signed-off-by: Scott Wood <oss@buserror.net>
2016-12-15 19:42:18 +07:00
|
|
|
obj-$(CONFIG_PPC_8xx_PERF_EVENT) += 8xx-pmu.o
|
|
|
|
|
|
2012-02-21 00:02:09 +07:00
|
|
|
obj-$(CONFIG_PPC64) += $(obj64-y)
|
|
|
|
|
obj-$(CONFIG_PPC32) += $(obj32-y)
|