2009-06-03 04:17:37 +07:00
|
|
|
#include <asm/processor.h>
|
2005-09-26 13:04:21 +07:00
|
|
|
#include <asm/ppc_asm.h>
|
2005-10-10 19:20:10 +07:00
|
|
|
#include <asm/reg.h>
|
2009-06-03 04:17:37 +07:00
|
|
|
#include <asm/asm-offsets.h>
|
|
|
|
|
#include <asm/cputable.h>
|
|
|
|
|
#include <asm/thread_info.h>
|
|
|
|
|
#include <asm/page.h>
|
2010-11-18 22:06:17 +07:00
|
|
|
#include <asm/ptrace.h>
|
2009-06-03 04:17:37 +07:00
|
|
|
|
2013-02-13 23:21:36 +07:00
|
|
|
#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
|
|
|
|
|
/* void do_load_up_transact_altivec(struct thread_struct *thread)
|
|
|
|
|
*
|
|
|
|
|
* This is similar to load_up_altivec but for the transactional version of the
|
|
|
|
|
* vector regs. It doesn't mess with the task MSR or valid flags.
|
|
|
|
|
* Furthermore, VEC laziness is not supported with TM currently.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(do_load_up_transact_altivec)
|
|
|
|
|
mfmsr r6
|
|
|
|
|
oris r5,r6,MSR_VEC@h
|
|
|
|
|
MTMSRD(r5)
|
|
|
|
|
isync
|
|
|
|
|
|
|
|
|
|
li r4,1
|
|
|
|
|
stw r4,THREAD_USED_VR(r3)
|
|
|
|
|
|
2013-09-10 17:20:42 +07:00
|
|
|
li r10,THREAD_TRANSACT_VRSTATE+VRSTATE_VSCR
|
2013-02-13 23:21:36 +07:00
|
|
|
lvx vr0,r10,r3
|
|
|
|
|
mtvscr vr0
|
2013-09-10 17:20:42 +07:00
|
|
|
addi r10,r3,THREAD_TRANSACT_VRSTATE
|
|
|
|
|
REST_32VRS(0,r4,r10)
|
2013-02-13 23:21:36 +07:00
|
|
|
|
|
|
|
|
/* Disable VEC again. */
|
|
|
|
|
MTMSRD(r6)
|
|
|
|
|
isync
|
|
|
|
|
|
|
|
|
|
blr
|
|
|
|
|
#endif
|
|
|
|
|
|
powerpc: Don't corrupt transactional state when using FP/VMX in kernel
Currently, when we have a process using the transactional memory
facilities on POWER8 (that is, the processor is in transactional
or suspended state), and the process enters the kernel and the
kernel then uses the floating-point or vector (VMX/Altivec) facility,
we end up corrupting the user-visible FP/VMX/VSX state. This
happens, for example, if a page fault causes a copy-on-write
operation, because the copy_page function will use VMX to do the
copy on POWER8. The test program below demonstrates the bug.
The bug happens because when FP/VMX state for a transactional process
is stored in the thread_struct, we store the checkpointed state in
.fp_state/.vr_state and the transactional (current) state in
.transact_fp/.transact_vr. However, when the kernel wants to use
FP/VMX, it calls enable_kernel_fp() or enable_kernel_altivec(),
which saves the current state in .fp_state/.vr_state. Furthermore,
when we return to the user process we return with FP/VMX/VSX
disabled. The next time the process uses FP/VMX/VSX, we don't know
which set of state (the current register values, .fp_state/.vr_state,
or .transact_fp/.transact_vr) we should be using, since we have no
way to tell if we are still in the same transaction, and if not,
whether the previous transaction succeeded or failed.
Thus it is necessary to strictly adhere to the rule that if FP has
been enabled at any point in a transaction, we must keep FP enabled
for the user process with the current transactional state in the
FP registers, until we detect that it is no longer in a transaction.
Similarly for VMX; once enabled it must stay enabled until the
process is no longer transactional.
In order to keep this rule, we add a new thread_info flag which we
test when returning from the kernel to userspace, called TIF_RESTORE_TM.
This flag indicates that there is FP/VMX/VSX state to be restored
before entering userspace, and when it is set the .tm_orig_msr field
in the thread_struct indicates what state needs to be restored.
The restoration is done by restore_tm_state(). The TIF_RESTORE_TM
bit is set by new giveup_fpu/altivec_maybe_transactional helpers,
which are called from enable_kernel_fp/altivec, giveup_vsx, and
flush_fp/altivec_to_thread instead of giveup_fpu/altivec.
The other thing to be done is to get the transactional FP/VMX/VSX
state from .fp_state/.vr_state when doing reclaim, if that state
has been saved there by giveup_fpu/altivec_maybe_transactional.
Having done this, we set the FP/VMX bit in the thread's MSR after
reclaim to indicate that that part of the state is now valid
(having been reclaimed from the processor's checkpointed state).
Finally, in the signal handling code, we move the clearing of the
transactional state bits in the thread's MSR a bit earlier, before
calling flush_fp_to_thread(), so that we don't unnecessarily set
the TIF_RESTORE_TM bit.
This is the test program:
/* Michael Neuling 4/12/2013
*
* See if the altivec state is leaked out of an aborted transaction due to
* kernel vmx copy loops.
*
* gcc -m64 htm_vmxcopy.c -o htm_vmxcopy
*
*/
/* We don't use all of these, but for reference: */
int main(int argc, char *argv[])
{
long double vecin = 1.3;
long double vecout;
unsigned long pgsize = getpagesize();
int i;
int fd;
int size = pgsize*16;
char tmpfile[] = "/tmp/page_faultXXXXXX";
char buf[pgsize];
char *a;
uint64_t aborted = 0;
fd = mkstemp(tmpfile);
assert(fd >= 0);
memset(buf, 0, pgsize);
for (i = 0; i < size; i += pgsize)
assert(write(fd, buf, pgsize) == pgsize);
unlink(tmpfile);
a = mmap(NULL, size, PROT_READ|PROT_WRITE, MAP_PRIVATE, fd, 0);
assert(a != MAP_FAILED);
asm __volatile__(
"lxvd2x 40,0,%[vecinptr] ; " // set 40 to initial value
TBEGIN
"beq 3f ;"
TSUSPEND
"xxlxor 40,40,40 ; " // set 40 to 0
"std 5, 0(%[map]) ;" // cause kernel vmx copy page
TABORT
TRESUME
TEND
"li %[res], 0 ;"
"b 5f ;"
"3: ;" // Abort handler
"li %[res], 1 ;"
"5: ;"
"stxvd2x 40,0,%[vecoutptr] ; "
: [res]"=r"(aborted)
: [vecinptr]"r"(&vecin),
[vecoutptr]"r"(&vecout),
[map]"r"(a)
: "memory", "r0", "r3", "r4", "r5", "r6", "r7");
if (aborted && (vecin != vecout)){
printf("FAILED: vector state leaked on abort %f != %f\n",
(double)vecin, (double)vecout);
exit(1);
}
munmap(a, size);
close(fd);
printf("PASSED!\n");
return 0;
}
Signed-off-by: Paul Mackerras <paulus@samba.org>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2014-01-13 11:56:29 +07:00
|
|
|
/*
|
|
|
|
|
* Enable use of VMX/Altivec for the caller.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(vec_enable)
|
|
|
|
|
mfmsr r3
|
|
|
|
|
oris r3,r3,MSR_VEC@h
|
|
|
|
|
MTMSRD(r3)
|
|
|
|
|
isync
|
|
|
|
|
blr
|
|
|
|
|
|
2013-09-10 17:21:10 +07:00
|
|
|
/*
|
|
|
|
|
* Load state from memory into VMX registers including VSCR.
|
|
|
|
|
* Assumes the caller has enabled VMX in the MSR.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(load_vr_state)
|
|
|
|
|
li r4,VRSTATE_VSCR
|
|
|
|
|
lvx vr0,r4,r3
|
|
|
|
|
mtvscr vr0
|
|
|
|
|
REST_32VRS(0,r4,r3)
|
|
|
|
|
blr
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Store VMX state into memory, including VSCR.
|
|
|
|
|
* Assumes the caller has enabled VMX in the MSR.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(store_vr_state)
|
|
|
|
|
SAVE_32VRS(0, r4, r3)
|
|
|
|
|
mfvscr vr0
|
|
|
|
|
li r4, VRSTATE_VSCR
|
|
|
|
|
stvx vr0, r4, r3
|
|
|
|
|
blr
|
|
|
|
|
|
2009-06-03 04:17:37 +07:00
|
|
|
/*
|
|
|
|
|
* Disable VMX for the task which had it previously,
|
|
|
|
|
* and save its vector registers in its thread_struct.
|
|
|
|
|
* Enables the VMX for use in the kernel on return.
|
|
|
|
|
* On SMP we know the VMX is free, since we give it up every
|
|
|
|
|
* switch (ie, no lazy save of the vector registers).
|
2013-10-23 15:40:02 +07:00
|
|
|
*
|
|
|
|
|
* Note that on 32-bit this can only use registers that will be
|
|
|
|
|
* restored by fast_exception_return, i.e. r3 - r6, r10 and r11.
|
2009-06-03 04:17:37 +07:00
|
|
|
*/
|
|
|
|
|
_GLOBAL(load_up_altivec)
|
|
|
|
|
mfmsr r5 /* grab the current MSR */
|
|
|
|
|
oris r5,r5,MSR_VEC@h
|
|
|
|
|
MTMSRD(r5) /* enable use of AltiVec now */
|
|
|
|
|
isync
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* For SMP, we don't do lazy VMX switching because it just gets too
|
|
|
|
|
* horrendously complex, especially when a task switches from one CPU
|
|
|
|
|
* to another. Instead we call giveup_altvec in switch_to.
|
|
|
|
|
* VRSAVE isn't dealt with here, that is done in the normal context
|
|
|
|
|
* switch code. Note that we could rely on vrsave value to eventually
|
|
|
|
|
* avoid saving all of the VREGs here...
|
|
|
|
|
*/
|
|
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
|
LOAD_REG_ADDRBASE(r3, last_task_used_altivec)
|
|
|
|
|
toreal(r3)
|
|
|
|
|
PPC_LL r4,ADDROFF(last_task_used_altivec)(r3)
|
|
|
|
|
PPC_LCMPI 0,r4,0
|
|
|
|
|
beq 1f
|
|
|
|
|
|
|
|
|
|
/* Save VMX state to last_task_used_altivec's THREAD struct */
|
|
|
|
|
toreal(r4)
|
|
|
|
|
addi r4,r4,THREAD
|
2013-10-23 15:40:02 +07:00
|
|
|
addi r6,r4,THREAD_VRSTATE
|
|
|
|
|
SAVE_32VRS(0,r5,r6)
|
2009-06-03 04:17:37 +07:00
|
|
|
mfvscr vr0
|
2013-09-10 17:20:42 +07:00
|
|
|
li r10,VRSTATE_VSCR
|
2013-10-23 15:40:02 +07:00
|
|
|
stvx vr0,r10,r6
|
2009-06-03 04:17:37 +07:00
|
|
|
/* Disable VMX for last_task_used_altivec */
|
|
|
|
|
PPC_LL r5,PT_REGS(r4)
|
|
|
|
|
toreal(r5)
|
|
|
|
|
PPC_LL r4,_MSR-STACK_FRAME_OVERHEAD(r5)
|
|
|
|
|
lis r10,MSR_VEC@h
|
|
|
|
|
andc r4,r4,r10
|
|
|
|
|
PPC_STL r4,_MSR-STACK_FRAME_OVERHEAD(r5)
|
|
|
|
|
1:
|
|
|
|
|
#endif /* CONFIG_SMP */
|
|
|
|
|
|
|
|
|
|
/* Hack: if we get an altivec unavailable trap with VRSAVE
|
|
|
|
|
* set to all zeros, we assume this is a broken application
|
|
|
|
|
* that fails to set it properly, and thus we switch it to
|
|
|
|
|
* all 1's
|
|
|
|
|
*/
|
|
|
|
|
mfspr r4,SPRN_VRSAVE
|
2009-12-09 01:45:45 +07:00
|
|
|
cmpwi 0,r4,0
|
2009-06-03 04:17:37 +07:00
|
|
|
bne+ 1f
|
|
|
|
|
li r4,-1
|
|
|
|
|
mtspr SPRN_VRSAVE,r4
|
|
|
|
|
1:
|
|
|
|
|
/* enable use of VMX after return */
|
|
|
|
|
#ifdef CONFIG_PPC32
|
2009-07-15 03:52:54 +07:00
|
|
|
mfspr r5,SPRN_SPRG_THREAD /* current task's THREAD (phys) */
|
2009-06-03 04:17:37 +07:00
|
|
|
oris r9,r9,MSR_VEC@h
|
|
|
|
|
#else
|
|
|
|
|
ld r4,PACACURRENT(r13)
|
|
|
|
|
addi r5,r4,THREAD /* Get THREAD */
|
|
|
|
|
oris r12,r12,MSR_VEC@h
|
|
|
|
|
std r12,_MSR(r1)
|
|
|
|
|
#endif
|
2013-10-23 15:40:02 +07:00
|
|
|
addi r6,r5,THREAD_VRSTATE
|
2009-06-03 04:17:37 +07:00
|
|
|
li r4,1
|
2013-09-10 17:20:42 +07:00
|
|
|
li r10,VRSTATE_VSCR
|
2009-06-03 04:17:37 +07:00
|
|
|
stw r4,THREAD_USED_VR(r5)
|
2013-10-23 15:40:02 +07:00
|
|
|
lvx vr0,r10,r6
|
2009-06-03 04:17:37 +07:00
|
|
|
mtvscr vr0
|
2013-10-23 15:40:02 +07:00
|
|
|
REST_32VRS(0,r4,r6)
|
2009-06-03 04:17:37 +07:00
|
|
|
#ifndef CONFIG_SMP
|
2009-07-10 18:17:36 +07:00
|
|
|
/* Update last_task_used_altivec to 'current' */
|
2009-06-03 04:17:37 +07:00
|
|
|
subi r4,r5,THREAD /* Back to 'current' */
|
|
|
|
|
fromreal(r4)
|
2009-07-10 18:17:36 +07:00
|
|
|
PPC_STL r4,ADDROFF(last_task_used_altivec)(r3)
|
2009-06-03 04:17:37 +07:00
|
|
|
#endif /* CONFIG_SMP */
|
|
|
|
|
/* restore registers and return */
|
|
|
|
|
blr
|
|
|
|
|
|
2012-04-16 03:56:45 +07:00
|
|
|
_GLOBAL(giveup_altivec_notask)
|
|
|
|
|
mfmsr r3
|
|
|
|
|
andis. r4,r3,MSR_VEC@h
|
|
|
|
|
bnelr /* Already enabled? */
|
|
|
|
|
oris r3,r3,MSR_VEC@h
|
|
|
|
|
SYNC
|
|
|
|
|
MTMSRD(r3) /* enable use of VMX now */
|
|
|
|
|
isync
|
|
|
|
|
blr
|
|
|
|
|
|
2009-06-03 04:17:37 +07:00
|
|
|
/*
|
|
|
|
|
* giveup_altivec(tsk)
|
|
|
|
|
* Disable VMX for the task given as the argument,
|
|
|
|
|
* and save the vector registers in its thread_struct.
|
|
|
|
|
* Enables the VMX for use in the kernel on return.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(giveup_altivec)
|
|
|
|
|
mfmsr r5
|
|
|
|
|
oris r5,r5,MSR_VEC@h
|
|
|
|
|
SYNC
|
|
|
|
|
MTMSRD(r5) /* enable use of VMX now */
|
|
|
|
|
isync
|
|
|
|
|
PPC_LCMPI 0,r3,0
|
2011-05-09 04:20:19 +07:00
|
|
|
beqlr /* if no previous owner, done */
|
2009-06-03 04:17:37 +07:00
|
|
|
addi r3,r3,THREAD /* want THREAD of task */
|
2013-09-10 17:21:10 +07:00
|
|
|
PPC_LL r7,THREAD_VRSAVEAREA(r3)
|
2009-06-03 04:17:37 +07:00
|
|
|
PPC_LL r5,PT_REGS(r3)
|
2013-09-10 17:21:10 +07:00
|
|
|
PPC_LCMPI 0,r7,0
|
|
|
|
|
bne 2f
|
|
|
|
|
addi r7,r3,THREAD_VRSTATE
|
|
|
|
|
2: PPC_LCMPI 0,r5,0
|
2013-09-10 17:20:42 +07:00
|
|
|
SAVE_32VRS(0,r4,r7)
|
2009-06-03 04:17:37 +07:00
|
|
|
mfvscr vr0
|
2013-09-10 17:20:42 +07:00
|
|
|
li r4,VRSTATE_VSCR
|
|
|
|
|
stvx vr0,r4,r7
|
2009-06-03 04:17:37 +07:00
|
|
|
beq 1f
|
|
|
|
|
PPC_LL r4,_MSR-STACK_FRAME_OVERHEAD(r5)
|
|
|
|
|
#ifdef CONFIG_VSX
|
|
|
|
|
BEGIN_FTR_SECTION
|
|
|
|
|
lis r3,(MSR_VEC|MSR_VSX)@h
|
|
|
|
|
FTR_SECTION_ELSE
|
|
|
|
|
lis r3,MSR_VEC@h
|
|
|
|
|
ALT_FTR_SECTION_END_IFSET(CPU_FTR_VSX)
|
|
|
|
|
#else
|
|
|
|
|
lis r3,MSR_VEC@h
|
|
|
|
|
#endif
|
|
|
|
|
andc r4,r4,r3 /* disable FP for previous task */
|
|
|
|
|
PPC_STL r4,_MSR-STACK_FRAME_OVERHEAD(r5)
|
|
|
|
|
1:
|
|
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
|
li r5,0
|
|
|
|
|
LOAD_REG_ADDRBASE(r4,last_task_used_altivec)
|
|
|
|
|
PPC_STL r5,ADDROFF(last_task_used_altivec)(r4)
|
|
|
|
|
#endif /* CONFIG_SMP */
|
|
|
|
|
blr
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_VSX
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_PPC32
|
|
|
|
|
#error This asm code isn't ready for 32-bit kernels
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* load_up_vsx(unused, unused, tsk)
|
|
|
|
|
* Disable VSX for the task which had it previously,
|
|
|
|
|
* and save its vector registers in its thread_struct.
|
|
|
|
|
* Reuse the fp and vsx saves, but first check to see if they have
|
|
|
|
|
* been saved already.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(load_up_vsx)
|
|
|
|
|
/* Load FP and VSX registers if they haven't been done yet */
|
|
|
|
|
andi. r5,r12,MSR_FP
|
|
|
|
|
beql+ load_up_fpu /* skip if already loaded */
|
|
|
|
|
andis. r5,r12,MSR_VEC@h
|
|
|
|
|
beql+ load_up_altivec /* skip if already loaded */
|
|
|
|
|
|
|
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
|
ld r3,last_task_used_vsx@got(r2)
|
|
|
|
|
ld r4,0(r3)
|
|
|
|
|
cmpdi 0,r4,0
|
|
|
|
|
beq 1f
|
|
|
|
|
/* Disable VSX for last_task_used_vsx */
|
|
|
|
|
addi r4,r4,THREAD
|
|
|
|
|
ld r5,PT_REGS(r4)
|
|
|
|
|
ld r4,_MSR-STACK_FRAME_OVERHEAD(r5)
|
|
|
|
|
lis r6,MSR_VSX@h
|
|
|
|
|
andc r6,r4,r6
|
|
|
|
|
std r6,_MSR-STACK_FRAME_OVERHEAD(r5)
|
|
|
|
|
1:
|
|
|
|
|
#endif /* CONFIG_SMP */
|
|
|
|
|
ld r4,PACACURRENT(r13)
|
|
|
|
|
addi r4,r4,THREAD /* Get THREAD */
|
|
|
|
|
li r6,1
|
|
|
|
|
stw r6,THREAD_USED_VSR(r4) /* ... also set thread used vsr */
|
|
|
|
|
/* enable use of VSX after return */
|
|
|
|
|
oris r12,r12,MSR_VSX@h
|
|
|
|
|
std r12,_MSR(r1)
|
|
|
|
|
#ifndef CONFIG_SMP
|
2009-07-10 18:17:36 +07:00
|
|
|
/* Update last_task_used_vsx to 'current' */
|
2009-06-03 04:17:37 +07:00
|
|
|
ld r4,PACACURRENT(r13)
|
|
|
|
|
std r4,0(r3)
|
|
|
|
|
#endif /* CONFIG_SMP */
|
|
|
|
|
b fast_exception_return
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* __giveup_vsx(tsk)
|
|
|
|
|
* Disable VSX for the task given as the argument.
|
|
|
|
|
* Does NOT save vsx registers.
|
|
|
|
|
* Enables the VSX for use in the kernel on return.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(__giveup_vsx)
|
|
|
|
|
mfmsr r5
|
|
|
|
|
oris r5,r5,MSR_VSX@h
|
|
|
|
|
mtmsrd r5 /* enable use of VSX now */
|
|
|
|
|
isync
|
|
|
|
|
|
|
|
|
|
cmpdi 0,r3,0
|
|
|
|
|
beqlr- /* if no previous owner, done */
|
|
|
|
|
addi r3,r3,THREAD /* want THREAD of task */
|
|
|
|
|
ld r5,PT_REGS(r3)
|
|
|
|
|
cmpdi 0,r5,0
|
|
|
|
|
beq 1f
|
|
|
|
|
ld r4,_MSR-STACK_FRAME_OVERHEAD(r5)
|
|
|
|
|
lis r3,MSR_VSX@h
|
|
|
|
|
andc r4,r4,r3 /* disable VSX for previous task */
|
|
|
|
|
std r4,_MSR-STACK_FRAME_OVERHEAD(r5)
|
|
|
|
|
1:
|
|
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
|
li r5,0
|
|
|
|
|
ld r4,last_task_used_vsx@got(r2)
|
|
|
|
|
std r5,0(r4)
|
|
|
|
|
#endif /* CONFIG_SMP */
|
|
|
|
|
blr
|
|
|
|
|
|
|
|
|
|
#endif /* CONFIG_VSX */
|
|
|
|
|
|
2005-09-26 13:04:21 +07:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The routines below are in assembler so we can closely control the
|
|
|
|
|
* usage of floating-point registers. These routines must be called
|
|
|
|
|
* with preempt disabled.
|
|
|
|
|
*/
|
|
|
|
|
#ifdef CONFIG_PPC32
|
|
|
|
|
.data
|
|
|
|
|
fpzero:
|
|
|
|
|
.long 0
|
|
|
|
|
fpone:
|
|
|
|
|
.long 0x3f800000 /* 1.0 in single-precision FP */
|
|
|
|
|
fphalf:
|
|
|
|
|
.long 0x3f000000 /* 0.5 in single-precision FP */
|
|
|
|
|
|
|
|
|
|
#define LDCONST(fr, name) \
|
|
|
|
|
lis r11,name@ha; \
|
|
|
|
|
lfs fr,name@l(r11)
|
|
|
|
|
#else
|
|
|
|
|
|
|
|
|
|
.section ".toc","aw"
|
|
|
|
|
fpzero:
|
|
|
|
|
.tc FD_0_0[TC],0
|
|
|
|
|
fpone:
|
|
|
|
|
.tc FD_3ff00000_0[TC],0x3ff0000000000000 /* 1.0 */
|
|
|
|
|
fphalf:
|
|
|
|
|
.tc FD_3fe00000_0[TC],0x3fe0000000000000 /* 0.5 */
|
|
|
|
|
|
|
|
|
|
#define LDCONST(fr, name) \
|
|
|
|
|
lfd fr,name@toc(r2)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
.text
|
|
|
|
|
/*
|
|
|
|
|
* Internal routine to enable floating point and set FPSCR to 0.
|
|
|
|
|
* Don't call it from C; it doesn't use the normal calling convention.
|
|
|
|
|
*/
|
|
|
|
|
fpenable:
|
|
|
|
|
#ifdef CONFIG_PPC32
|
|
|
|
|
stwu r1,-64(r1)
|
|
|
|
|
#else
|
|
|
|
|
stdu r1,-64(r1)
|
|
|
|
|
#endif
|
|
|
|
|
mfmsr r10
|
|
|
|
|
ori r11,r10,MSR_FP
|
|
|
|
|
mtmsr r11
|
|
|
|
|
isync
|
|
|
|
|
stfd fr0,24(r1)
|
|
|
|
|
stfd fr1,16(r1)
|
|
|
|
|
stfd fr31,8(r1)
|
|
|
|
|
LDCONST(fr1, fpzero)
|
|
|
|
|
mffs fr31
|
2006-06-10 17:18:39 +07:00
|
|
|
MTFSF_L(fr1)
|
2005-09-26 13:04:21 +07:00
|
|
|
blr
|
|
|
|
|
|
|
|
|
|
fpdisable:
|
|
|
|
|
mtlr r12
|
2006-06-10 17:18:39 +07:00
|
|
|
MTFSF_L(fr31)
|
2005-09-26 13:04:21 +07:00
|
|
|
lfd fr31,8(r1)
|
|
|
|
|
lfd fr1,16(r1)
|
|
|
|
|
lfd fr0,24(r1)
|
|
|
|
|
mtmsr r10
|
|
|
|
|
isync
|
|
|
|
|
addi r1,r1,64
|
|
|
|
|
blr
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Vector add, floating point.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(vaddfp)
|
|
|
|
|
mflr r12
|
|
|
|
|
bl fpenable
|
|
|
|
|
li r0,4
|
|
|
|
|
mtctr r0
|
|
|
|
|
li r6,0
|
|
|
|
|
1: lfsx fr0,r4,r6
|
|
|
|
|
lfsx fr1,r5,r6
|
|
|
|
|
fadds fr0,fr0,fr1
|
|
|
|
|
stfsx fr0,r3,r6
|
|
|
|
|
addi r6,r6,4
|
|
|
|
|
bdnz 1b
|
|
|
|
|
b fpdisable
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Vector subtract, floating point.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(vsubfp)
|
|
|
|
|
mflr r12
|
|
|
|
|
bl fpenable
|
|
|
|
|
li r0,4
|
|
|
|
|
mtctr r0
|
|
|
|
|
li r6,0
|
|
|
|
|
1: lfsx fr0,r4,r6
|
|
|
|
|
lfsx fr1,r5,r6
|
|
|
|
|
fsubs fr0,fr0,fr1
|
|
|
|
|
stfsx fr0,r3,r6
|
|
|
|
|
addi r6,r6,4
|
|
|
|
|
bdnz 1b
|
|
|
|
|
b fpdisable
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Vector multiply and add, floating point.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(vmaddfp)
|
|
|
|
|
mflr r12
|
|
|
|
|
bl fpenable
|
|
|
|
|
stfd fr2,32(r1)
|
|
|
|
|
li r0,4
|
|
|
|
|
mtctr r0
|
|
|
|
|
li r7,0
|
|
|
|
|
1: lfsx fr0,r4,r7
|
|
|
|
|
lfsx fr1,r5,r7
|
|
|
|
|
lfsx fr2,r6,r7
|
|
|
|
|
fmadds fr0,fr0,fr2,fr1
|
|
|
|
|
stfsx fr0,r3,r7
|
|
|
|
|
addi r7,r7,4
|
|
|
|
|
bdnz 1b
|
|
|
|
|
lfd fr2,32(r1)
|
|
|
|
|
b fpdisable
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Vector negative multiply and subtract, floating point.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(vnmsubfp)
|
|
|
|
|
mflr r12
|
|
|
|
|
bl fpenable
|
|
|
|
|
stfd fr2,32(r1)
|
|
|
|
|
li r0,4
|
|
|
|
|
mtctr r0
|
|
|
|
|
li r7,0
|
|
|
|
|
1: lfsx fr0,r4,r7
|
|
|
|
|
lfsx fr1,r5,r7
|
|
|
|
|
lfsx fr2,r6,r7
|
|
|
|
|
fnmsubs fr0,fr0,fr2,fr1
|
|
|
|
|
stfsx fr0,r3,r7
|
|
|
|
|
addi r7,r7,4
|
|
|
|
|
bdnz 1b
|
|
|
|
|
lfd fr2,32(r1)
|
|
|
|
|
b fpdisable
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Vector reciprocal estimate. We just compute 1.0/x.
|
|
|
|
|
* r3 -> destination, r4 -> source.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(vrefp)
|
|
|
|
|
mflr r12
|
|
|
|
|
bl fpenable
|
|
|
|
|
li r0,4
|
|
|
|
|
LDCONST(fr1, fpone)
|
|
|
|
|
mtctr r0
|
|
|
|
|
li r6,0
|
|
|
|
|
1: lfsx fr0,r4,r6
|
|
|
|
|
fdivs fr0,fr1,fr0
|
|
|
|
|
stfsx fr0,r3,r6
|
|
|
|
|
addi r6,r6,4
|
|
|
|
|
bdnz 1b
|
|
|
|
|
b fpdisable
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Vector reciprocal square-root estimate, floating point.
|
|
|
|
|
* We use the frsqrte instruction for the initial estimate followed
|
|
|
|
|
* by 2 iterations of Newton-Raphson to get sufficient accuracy.
|
|
|
|
|
* r3 -> destination, r4 -> source.
|
|
|
|
|
*/
|
|
|
|
|
_GLOBAL(vrsqrtefp)
|
|
|
|
|
mflr r12
|
|
|
|
|
bl fpenable
|
|
|
|
|
stfd fr2,32(r1)
|
|
|
|
|
stfd fr3,40(r1)
|
|
|
|
|
stfd fr4,48(r1)
|
|
|
|
|
stfd fr5,56(r1)
|
|
|
|
|
li r0,4
|
|
|
|
|
LDCONST(fr4, fpone)
|
|
|
|
|
LDCONST(fr5, fphalf)
|
|
|
|
|
mtctr r0
|
|
|
|
|
li r6,0
|
|
|
|
|
1: lfsx fr0,r4,r6
|
|
|
|
|
frsqrte fr1,fr0 /* r = frsqrte(s) */
|
|
|
|
|
fmuls fr3,fr1,fr0 /* r * s */
|
|
|
|
|
fmuls fr2,fr1,fr5 /* r * 0.5 */
|
|
|
|
|
fnmsubs fr3,fr1,fr3,fr4 /* 1 - s * r * r */
|
|
|
|
|
fmadds fr1,fr2,fr3,fr1 /* r = r + 0.5 * r * (1 - s * r * r) */
|
|
|
|
|
fmuls fr3,fr1,fr0 /* r * s */
|
|
|
|
|
fmuls fr2,fr1,fr5 /* r * 0.5 */
|
|
|
|
|
fnmsubs fr3,fr1,fr3,fr4 /* 1 - s * r * r */
|
|
|
|
|
fmadds fr1,fr2,fr3,fr1 /* r = r + 0.5 * r * (1 - s * r * r) */
|
|
|
|
|
stfsx fr1,r3,r6
|
|
|
|
|
addi r6,r6,4
|
|
|
|
|
bdnz 1b
|
|
|
|
|
lfd fr5,56(r1)
|
|
|
|
|
lfd fr4,48(r1)
|
|
|
|
|
lfd fr3,40(r1)
|
|
|
|
|
lfd fr2,32(r1)
|
|
|
|
|
b fpdisable
|