mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
82 lines
2.1 KiB
C
82 lines
2.1 KiB
C
|
// SPDX-License-Identifier: GPL-2.0+
|
||
|
|
/*
|
||
|
|
* Amlogic Meson-AXG Clock Controller Driver
|
||
|
|
*
|
||
|
|
* Copyright (c) 2016 BayLibre, SAS.
|
||
|
|
* Author: Neil Armstrong <narmstrong@baylibre.com>
|
||
|
|
*
|
||
|
|
* Copyright (c) 2018 Amlogic, inc.
|
||
|
|
* Author: Qiufang Dai <qiufang.dai@amlogic.com>
|
||
|
|
* Author: Yixun Lan <yixun.lan@amlogic.com>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/platform_device.h>
|
||
|
|
#include <linux/reset-controller.h>
|
||
|
|
#include <linux/mfd/syscon.h>
|
||
|
|
#include <linux/of_device.h>
|
||
|
|
#include "clk-regmap.h"
|
||
|
|
#include "meson-aoclk.h"
|
||
|
|
|
||
|
|
static int meson_aoclk_do_reset(struct reset_controller_dev *rcdev,
|
||
|
|
unsigned long id)
|
||
|
|
{
|
||
|
|
struct meson_aoclk_reset_controller *rstc =
|
||
|
|
container_of(rcdev, struct meson_aoclk_reset_controller, reset);
|
||
|
|
|
||
|
|
return regmap_write(rstc->regmap, rstc->data->reset_reg,
|
||
|
|
BIT(rstc->data->reset[id]));
|
||
|
|
}
|
||
|
|
|
||
|
|
static const struct reset_control_ops meson_aoclk_reset_ops = {
|
||
|
|
.reset = meson_aoclk_do_reset,
|
||
|
|
};
|
||
|
|
|
||
|
|
int meson_aoclkc_probe(struct platform_device *pdev)
|
||
|
|
{
|
||
|
|
struct meson_aoclk_reset_controller *rstc;
|
||
|
|
struct meson_aoclk_data *data;
|
||
|
|
struct device *dev = &pdev->dev;
|
||
|
|
struct regmap *regmap;
|
||
|
|
int ret, clkid;
|
||
|
|
|
||
|
|
data = (struct meson_aoclk_data *) of_device_get_match_data(dev);
|
||
|
|
if (!data)
|
||
|
|
return -ENODEV;
|
||
|
|
|
||
|
|
rstc = devm_kzalloc(dev, sizeof(*rstc), GFP_KERNEL);
|
||
|
|
if (!rstc)
|
||
|
|
return -ENOMEM;
|
||
|
|
|
||
|
|
regmap = syscon_node_to_regmap(of_get_parent(dev->of_node));
|
||
|
|
if (IS_ERR(regmap)) {
|
||
|
|
dev_err(dev, "failed to get regmap\n");
|
||
|
|
return PTR_ERR(regmap);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Reset Controller */
|
||
|
|
rstc->data = data;
|
||
|
|
rstc->regmap = regmap;
|
||
|
|
rstc->reset.ops = &meson_aoclk_reset_ops;
|
||
|
|
rstc->reset.nr_resets = data->num_reset,
|
||
|
|
rstc->reset.of_node = dev->of_node;
|
||
|
|
ret = devm_reset_controller_register(dev, &rstc->reset);
|
||
|
|
if (ret) {
|
||
|
|
dev_err(dev, "failed to register reset controller\n");
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Populate regmap and register all clks
|
||
|
|
*/
|
||
|
|
for (clkid = 0; clkid < data->num_clks; clkid++) {
|
||
|
|
data->clks[clkid]->map = regmap;
|
||
|
|
|
||
|
|
ret = devm_clk_hw_register(dev, data->hw_data->hws[clkid]);
|
||
|
|
if (ret)
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
return devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get,
|
||
|
|
(void *) data->hw_data);
|
||
|
|
}
|