2012-11-26 21:46:12 +07:00
|
|
|
/*
|
|
|
|
* Copyright 2012 Stefan Roese
|
|
|
|
* Stefan Roese <sr@denx.de>
|
|
|
|
*
|
|
|
|
* The code contained herein is licensed under the GNU General Public
|
|
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
|
|
* Version 2 or later at the following locations:
|
|
|
|
*
|
|
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
|
|
*/
|
|
|
|
|
|
|
|
/include/ "sunxi.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
memory {
|
|
|
|
reg = <0x40000000 0x80000000>;
|
|
|
|
};
|
2013-01-26 21:36:54 +07:00
|
|
|
|
|
|
|
soc {
|
2013-01-28 01:26:05 +07:00
|
|
|
pio: pinctrl@01c20800 {
|
2013-01-26 21:36:54 +07:00
|
|
|
compatible = "allwinner,sun4i-a10-pinctrl";
|
|
|
|
reg = <0x01c20800 0x400>;
|
2013-01-28 01:26:05 +07:00
|
|
|
gpio-controller;
|
2013-01-26 21:36:54 +07:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2013-01-28 01:26:05 +07:00
|
|
|
#gpio-cells = <3>;
|
2013-01-26 21:36:55 +07:00
|
|
|
|
|
|
|
uart0_pins_a: uart0@0 {
|
|
|
|
allwinner,pins = "PB22", "PB23";
|
|
|
|
allwinner,function = "uart0";
|
|
|
|
allwinner,drive = <0>;
|
|
|
|
allwinner,pull = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
uart0_pins_b: uart0@1 {
|
|
|
|
allwinner,pins = "PF2", "PF4";
|
|
|
|
allwinner,function = "uart0";
|
|
|
|
allwinner,drive = <0>;
|
|
|
|
allwinner,pull = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
uart1_pins_a: uart1@0 {
|
|
|
|
allwinner,pins = "PA10", "PA11";
|
|
|
|
allwinner,function = "uart1";
|
|
|
|
allwinner,drive = <0>;
|
|
|
|
allwinner,pull = <0>;
|
|
|
|
};
|
2013-01-26 21:36:54 +07:00
|
|
|
};
|
2013-02-21 08:25:03 +07:00
|
|
|
|
|
|
|
uart0: serial@01c28000 {
|
|
|
|
compatible = "snps,dw-apb-uart";
|
|
|
|
reg = <0x01c28000 0x400>;
|
|
|
|
interrupts = <1>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
2013-03-28 04:20:39 +07:00
|
|
|
clocks = <&apb1_gates 16>;
|
2013-02-21 08:25:03 +07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
2013-02-21 08:38:27 +07:00
|
|
|
|
|
|
|
uart2: serial@01c28800 {
|
|
|
|
compatible = "snps,dw-apb-uart";
|
|
|
|
reg = <0x01c28800 0x400>;
|
|
|
|
interrupts = <3>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
2013-03-28 04:20:39 +07:00
|
|
|
clocks = <&apb1_gates 18>;
|
2013-02-21 08:38:27 +07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart4: serial@01c29000 {
|
|
|
|
compatible = "snps,dw-apb-uart";
|
|
|
|
reg = <0x01c29000 0x400>;
|
|
|
|
interrupts = <17>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
2013-03-28 04:20:39 +07:00
|
|
|
clocks = <&apb1_gates 20>;
|
2013-02-21 08:38:27 +07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart5: serial@01c29400 {
|
|
|
|
compatible = "snps,dw-apb-uart";
|
|
|
|
reg = <0x01c29400 0x400>;
|
|
|
|
interrupts = <18>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
2013-03-28 04:20:39 +07:00
|
|
|
clocks = <&apb1_gates 21>;
|
2013-02-21 08:38:27 +07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart6: serial@01c29800 {
|
|
|
|
compatible = "snps,dw-apb-uart";
|
|
|
|
reg = <0x01c29800 0x400>;
|
|
|
|
interrupts = <19>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
2013-03-28 04:20:39 +07:00
|
|
|
clocks = <&apb1_gates 22>;
|
2013-02-21 08:38:27 +07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart7: serial@01c29c00 {
|
|
|
|
compatible = "snps,dw-apb-uart";
|
|
|
|
reg = <0x01c29c00 0x400>;
|
|
|
|
interrupts = <20>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
2013-03-28 04:20:39 +07:00
|
|
|
clocks = <&apb1_gates 23>;
|
2013-02-21 08:38:27 +07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
2013-01-26 21:36:54 +07:00
|
|
|
};
|
2012-11-26 21:46:12 +07:00
|
|
|
};
|