2019-05-19 19:07:45 +07:00
|
|
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
2014-04-11 01:05:34 +07:00
|
|
|
|
menuconfig MTD_SPI_NOR
|
|
|
|
|
tristate "SPI-NOR device support"
|
2014-02-24 17:37:37 +07:00
|
|
|
|
depends on MTD
|
|
|
|
|
help
|
|
|
|
|
This is the framework for the SPI NOR which can be used by the SPI
|
|
|
|
|
device drivers and the SPI-NOR device driver.
|
2014-04-09 10:30:25 +07:00
|
|
|
|
|
|
|
|
|
if MTD_SPI_NOR
|
|
|
|
|
|
2014-08-17 16:27:26 +07:00
|
|
|
|
config MTD_SPI_NOR_USE_4K_SECTORS
|
|
|
|
|
bool "Use small 4096 B erase sectors"
|
|
|
|
|
default y
|
|
|
|
|
help
|
|
|
|
|
Many flash memories support erasing small (4096 B) sectors. Depending
|
|
|
|
|
on the usage this feature may provide performance gain in comparison
|
|
|
|
|
to erasing whole blocks (32/64 KiB).
|
|
|
|
|
Changing a small part of the flash's contents is usually faster with
|
|
|
|
|
small sectors. On the other hand erasing should be faster when using
|
|
|
|
|
64 KiB block instead of 16 × 4 KiB sectors.
|
|
|
|
|
|
|
|
|
|
Please note that some tools/drivers/filesystems may not work with
|
|
|
|
|
4096 B erase size (e.g. UBIFS requires 15 KiB as a minimum).
|
|
|
|
|
|
2016-12-21 23:57:17 +07:00
|
|
|
|
config SPI_ASPEED_SMC
|
|
|
|
|
tristate "Aspeed flash controllers in SPI mode"
|
|
|
|
|
depends on ARCH_ASPEED || COMPILE_TEST
|
|
|
|
|
depends on HAS_IOMEM && OF
|
|
|
|
|
help
|
|
|
|
|
This enables support for the Firmware Memory controller (FMC)
|
2016-12-21 23:57:18 +07:00
|
|
|
|
in the Aspeed AST2500/AST2400 SoCs when attached to SPI NOR chips,
|
2016-12-21 23:57:17 +07:00
|
|
|
|
and support for the SPI flash memory controller (SPI) for
|
|
|
|
|
the host firmware. The implementation only supports SPI NOR.
|
|
|
|
|
|
2016-06-04 07:39:34 +07:00
|
|
|
|
config SPI_CADENCE_QUADSPI
|
|
|
|
|
tristate "Cadence Quad SPI controller"
|
2017-09-29 23:07:49 +07:00
|
|
|
|
depends on OF && (ARM || ARM64 || COMPILE_TEST)
|
2016-06-04 07:39:34 +07:00
|
|
|
|
help
|
|
|
|
|
Enable support for the Cadence Quad SPI Flash controller.
|
|
|
|
|
|
|
|
|
|
Cadence QSPI is a specialized controller for connecting an SPI
|
|
|
|
|
Flash over 1/2/4-bit wide bus. Enable this option if you have a
|
|
|
|
|
device with a Cadence QSPI controller and want to access the
|
|
|
|
|
Flash as an MTD device.
|
|
|
|
|
|
2016-06-28 14:48:19 +07:00
|
|
|
|
config SPI_HISI_SFC
|
|
|
|
|
tristate "Hisilicon SPI-NOR Flash Controller(SFC)"
|
|
|
|
|
depends on ARCH_HISI || COMPILE_TEST
|
2018-04-18 00:49:14 +07:00
|
|
|
|
depends on HAS_IOMEM
|
2016-06-28 14:48:19 +07:00
|
|
|
|
help
|
|
|
|
|
This enables support for hisilicon SPI-NOR flash controller.
|
|
|
|
|
|
2019-01-16 09:12:05 +07:00
|
|
|
|
config SPI_MTK_QUADSPI
|
|
|
|
|
tristate "MediaTek Quad SPI controller"
|
|
|
|
|
depends on HAS_IOMEM
|
|
|
|
|
help
|
|
|
|
|
This enables support for the Quad SPI controller in master mode.
|
|
|
|
|
This controller does not support generic SPI. It only supports
|
|
|
|
|
SPI NOR.
|
|
|
|
|
|
2015-08-14 00:19:40 +07:00
|
|
|
|
config SPI_NXP_SPIFI
|
|
|
|
|
tristate "NXP SPI Flash Interface (SPIFI)"
|
|
|
|
|
depends on OF && (ARCH_LPC18XX || COMPILE_TEST)
|
|
|
|
|
depends on HAS_IOMEM
|
|
|
|
|
help
|
|
|
|
|
Enable support for the NXP LPC SPI Flash Interface controller.
|
|
|
|
|
|
|
|
|
|
SPIFI is a specialized controller for connecting serial SPI
|
|
|
|
|
Flash. Enable this option if you have a device with a SPIFI
|
|
|
|
|
controller and want to access the Flash as a mtd device.
|
|
|
|
|
|
2016-11-28 19:06:24 +07:00
|
|
|
|
config SPI_INTEL_SPI
|
|
|
|
|
tristate
|
|
|
|
|
|
2017-06-29 18:45:42 +07:00
|
|
|
|
config SPI_INTEL_SPI_PCI
|
2018-02-05 18:33:00 +07:00
|
|
|
|
tristate "Intel PCH/PCU SPI flash PCI driver (DANGEROUS)"
|
2017-06-29 18:45:42 +07:00
|
|
|
|
depends on X86 && PCI
|
|
|
|
|
select SPI_INTEL_SPI
|
|
|
|
|
help
|
|
|
|
|
This enables PCI support for the Intel PCH/PCU SPI controller in
|
|
|
|
|
master mode. This controller is present in modern Intel hardware
|
|
|
|
|
and is used to hold BIOS and other persistent settings. Using
|
|
|
|
|
this driver it is possible to upgrade BIOS directly from Linux.
|
|
|
|
|
|
|
|
|
|
Say N here unless you know what you are doing. Overwriting the
|
|
|
|
|
SPI flash may render the system unbootable.
|
|
|
|
|
|
|
|
|
|
To compile this driver as a module, choose M here: the module
|
|
|
|
|
will be called intel-spi-pci.
|
|
|
|
|
|
2016-11-28 19:06:24 +07:00
|
|
|
|
config SPI_INTEL_SPI_PLATFORM
|
2018-02-05 18:33:00 +07:00
|
|
|
|
tristate "Intel PCH/PCU SPI flash platform driver (DANGEROUS)"
|
2016-11-28 19:06:24 +07:00
|
|
|
|
depends on X86
|
|
|
|
|
select SPI_INTEL_SPI
|
|
|
|
|
help
|
|
|
|
|
This enables platform support for the Intel PCH/PCU SPI
|
|
|
|
|
controller in master mode. This controller is present in modern
|
|
|
|
|
Intel hardware and is used to hold BIOS and other persistent
|
|
|
|
|
settings. Using this driver it is possible to upgrade BIOS
|
|
|
|
|
directly from Linux.
|
|
|
|
|
|
|
|
|
|
Say N here unless you know what you are doing. Overwriting the
|
|
|
|
|
SPI flash may render the system unbootable.
|
|
|
|
|
|
|
|
|
|
To compile this driver as a module, choose M here: the module
|
|
|
|
|
will be called intel-spi-platform.
|
|
|
|
|
|
2017-04-14 00:15:57 +07:00
|
|
|
|
config SPI_STM32_QUADSPI
|
|
|
|
|
tristate "STM32 Quad SPI controller"
|
2017-05-02 08:13:00 +07:00
|
|
|
|
depends on ARCH_STM32 || COMPILE_TEST
|
2017-04-14 00:15:57 +07:00
|
|
|
|
help
|
|
|
|
|
This enables support for the STM32 Quad SPI controller.
|
|
|
|
|
We only connect the NOR to this controller.
|
|
|
|
|
|
2014-04-09 10:30:25 +07:00
|
|
|
|
endif # MTD_SPI_NOR
|