2009-11-03 16:23:50 +07:00
|
|
|
/*
|
|
|
|
* linux/drivers/video/omap2/dss/dss.h
|
|
|
|
*
|
|
|
|
* Copyright (C) 2009 Nokia Corporation
|
|
|
|
* Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
|
|
|
|
*
|
|
|
|
* Some code and ideas taken from drivers/video/omap/ driver
|
|
|
|
* by Imre Deak.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
|
|
* the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
* more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along with
|
|
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __OMAP2_DSS_H
|
|
|
|
#define __OMAP2_DSS_H
|
|
|
|
|
2012-10-10 19:55:19 +07:00
|
|
|
#include <linux/interrupt.h>
|
|
|
|
|
2012-09-24 18:42:58 +07:00
|
|
|
#ifdef pr_fmt
|
|
|
|
#undef pr_fmt
|
2009-11-03 16:23:50 +07:00
|
|
|
#endif
|
|
|
|
|
2012-09-24 18:42:58 +07:00
|
|
|
#ifdef DSS_SUBSYS_NAME
|
|
|
|
#define pr_fmt(fmt) DSS_SUBSYS_NAME ": " fmt
|
|
|
|
#else
|
|
|
|
#define pr_fmt(fmt) fmt
|
2009-11-03 16:23:50 +07:00
|
|
|
#endif
|
|
|
|
|
2012-09-24 18:42:58 +07:00
|
|
|
#define DSSDBG(format, ...) \
|
|
|
|
pr_debug(format, ## __VA_ARGS__)
|
2009-11-03 16:23:50 +07:00
|
|
|
|
|
|
|
#ifdef DSS_SUBSYS_NAME
|
|
|
|
#define DSSERR(format, ...) \
|
|
|
|
printk(KERN_ERR "omapdss " DSS_SUBSYS_NAME " error: " format, \
|
|
|
|
## __VA_ARGS__)
|
|
|
|
#else
|
|
|
|
#define DSSERR(format, ...) \
|
|
|
|
printk(KERN_ERR "omapdss error: " format, ## __VA_ARGS__)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef DSS_SUBSYS_NAME
|
|
|
|
#define DSSINFO(format, ...) \
|
|
|
|
printk(KERN_INFO "omapdss " DSS_SUBSYS_NAME ": " format, \
|
|
|
|
## __VA_ARGS__)
|
|
|
|
#else
|
|
|
|
#define DSSINFO(format, ...) \
|
|
|
|
printk(KERN_INFO "omapdss: " format, ## __VA_ARGS__)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef DSS_SUBSYS_NAME
|
|
|
|
#define DSSWARN(format, ...) \
|
|
|
|
printk(KERN_WARNING "omapdss " DSS_SUBSYS_NAME ": " format, \
|
|
|
|
## __VA_ARGS__)
|
|
|
|
#else
|
|
|
|
#define DSSWARN(format, ...) \
|
|
|
|
printk(KERN_WARNING "omapdss: " format, ## __VA_ARGS__)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* OMAP TRM gives bitfields as start:end, where start is the higher bit
|
|
|
|
number. For example 7:0 */
|
|
|
|
#define FLD_MASK(start, end) (((1 << ((start) - (end) + 1)) - 1) << (end))
|
|
|
|
#define FLD_VAL(val, start, end) (((val) << (end)) & FLD_MASK(start, end))
|
|
|
|
#define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end))
|
|
|
|
#define FLD_MOD(orig, val, start, end) \
|
|
|
|
(((orig) & ~FLD_MASK(start, end)) | FLD_VAL(val, start, end))
|
|
|
|
|
2011-08-22 19:11:57 +07:00
|
|
|
enum dss_io_pad_mode {
|
|
|
|
DSS_IO_PAD_MODE_RESET,
|
|
|
|
DSS_IO_PAD_MODE_RFBI,
|
|
|
|
DSS_IO_PAD_MODE_BYPASS,
|
2009-11-03 16:23:50 +07:00
|
|
|
};
|
|
|
|
|
2011-03-09 18:01:38 +07:00
|
|
|
enum dss_hdmi_venc_clk_source_select {
|
|
|
|
DSS_VENC_TV_CLK = 0,
|
|
|
|
DSS_HDMI_M_PCLK = 1,
|
|
|
|
};
|
|
|
|
|
2011-08-25 20:05:58 +07:00
|
|
|
enum dss_dsi_content_type {
|
|
|
|
DSS_DSI_CONTENT_DCS,
|
|
|
|
DSS_DSI_CONTENT_GENERIC,
|
|
|
|
};
|
|
|
|
|
2012-09-22 14:08:19 +07:00
|
|
|
enum dss_writeback_channel {
|
|
|
|
DSS_WB_LCD1_MGR = 0,
|
|
|
|
DSS_WB_LCD2_MGR = 1,
|
|
|
|
DSS_WB_TV_MGR = 2,
|
|
|
|
DSS_WB_OVL0 = 3,
|
|
|
|
DSS_WB_OVL1 = 4,
|
|
|
|
DSS_WB_OVL2 = 5,
|
|
|
|
DSS_WB_OVL3 = 6,
|
|
|
|
DSS_WB_LCD3_MGR = 7,
|
|
|
|
};
|
|
|
|
|
2009-11-03 16:23:50 +07:00
|
|
|
struct dss_clock_info {
|
|
|
|
/* rates that we get with dividers below */
|
|
|
|
unsigned long fck;
|
|
|
|
|
|
|
|
/* dividers */
|
|
|
|
u16 fck_div;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct dispc_clock_info {
|
|
|
|
/* rates that we get with dividers below */
|
|
|
|
unsigned long lck;
|
|
|
|
unsigned long pck;
|
|
|
|
|
|
|
|
/* dividers */
|
|
|
|
u16 lck_div;
|
|
|
|
u16 pck_div;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct dsi_clock_info {
|
|
|
|
/* rates that we get with dividers below */
|
|
|
|
unsigned long fint;
|
|
|
|
unsigned long clkin4ddr;
|
|
|
|
unsigned long clkin;
|
2011-03-08 18:50:35 +07:00
|
|
|
unsigned long dsi_pll_hsdiv_dispc_clk; /* OMAP3: DSI1_PLL_CLK
|
|
|
|
* OMAP4: PLLx_CLK1 */
|
|
|
|
unsigned long dsi_pll_hsdiv_dsi_clk; /* OMAP3: DSI2_PLL_CLK
|
|
|
|
* OMAP4: PLLx_CLK2 */
|
2009-11-03 16:23:50 +07:00
|
|
|
unsigned long lp_clk;
|
|
|
|
|
|
|
|
/* dividers */
|
|
|
|
u16 regn;
|
|
|
|
u16 regm;
|
2011-03-08 18:50:35 +07:00
|
|
|
u16 regm_dispc; /* OMAP3: REGM3
|
|
|
|
* OMAP4: REGM4 */
|
|
|
|
u16 regm_dsi; /* OMAP3: REGM4
|
|
|
|
* OMAP4: REGM5 */
|
2009-11-03 16:23:50 +07:00
|
|
|
u16 lp_clk_div;
|
|
|
|
};
|
|
|
|
|
2012-06-21 12:37:44 +07:00
|
|
|
struct reg_field {
|
|
|
|
u16 reg;
|
|
|
|
u8 high;
|
|
|
|
u8 low;
|
|
|
|
};
|
|
|
|
|
2012-06-29 15:33:48 +07:00
|
|
|
struct dss_lcd_mgr_config {
|
|
|
|
enum dss_io_pad_mode io_pad_mode;
|
|
|
|
|
|
|
|
bool stallmode;
|
|
|
|
bool fifohandcheck;
|
|
|
|
|
|
|
|
struct dispc_clock_info clock_info;
|
|
|
|
|
|
|
|
int video_port_width;
|
|
|
|
|
|
|
|
int lcden_sig_polarity;
|
|
|
|
};
|
|
|
|
|
2009-11-03 16:23:50 +07:00
|
|
|
struct seq_file;
|
|
|
|
struct platform_device;
|
|
|
|
|
|
|
|
/* core */
|
2012-10-10 14:46:06 +07:00
|
|
|
struct platform_device *dss_get_core_pdev(void);
|
2009-11-03 16:23:50 +07:00
|
|
|
struct bus_type *dss_get_bus(void);
|
2010-02-04 22:03:41 +07:00
|
|
|
struct regulator *dss_get_vdds_dsi(void);
|
|
|
|
struct regulator *dss_get_vdds_sdi(void);
|
2012-02-20 16:50:06 +07:00
|
|
|
int dss_dsi_enable_pads(int dsi_id, unsigned lane_mask);
|
|
|
|
void dss_dsi_disable_pads(int dsi_id, unsigned lane_mask);
|
2012-03-08 17:52:38 +07:00
|
|
|
int dss_set_min_bus_tput(struct device *dev, unsigned long tput);
|
2012-03-02 23:01:07 +07:00
|
|
|
int dss_debugfs_create_file(const char *name, void (*write)(struct seq_file *));
|
2009-11-03 16:23:50 +07:00
|
|
|
|
2012-09-10 17:58:29 +07:00
|
|
|
struct omap_dss_device *dss_alloc_and_init_device(struct device *parent);
|
|
|
|
int dss_add_device(struct omap_dss_device *dssdev);
|
|
|
|
void dss_unregister_device(struct omap_dss_device *dssdev);
|
|
|
|
void dss_unregister_child_devices(struct device *parent);
|
|
|
|
void dss_put_device(struct omap_dss_device *dssdev);
|
|
|
|
void dss_copy_device_pdata(struct omap_dss_device *dst,
|
|
|
|
const struct omap_dss_device *src);
|
OMAPDSS: interface drivers register their panel devices
Currently the higher level omapdss platform driver gets the list of
displays in its platform data, and uses that list to create the
omap_dss_device for each display.
With DT, the logical way to do the above is to list the displays under
each individual output, i.e. we'd have "dpi" node, under which we would
have the display that uses DPI. In other words, each output driver
handles the displays that use that particular output.
To make the current code ready for DT, this patch modifies the output
drivers so that each of them creates the display devices which use that
output. However, instead of changing the platform data to suit this
method, each output driver is passed the full list of displays, and the
drivers pick the displays that are meant for them. This allows us to
keep the old platform data, and thus we avoid the need to change the
board files.
Signed-off-by: Tomi Valkeinen <tomi.valkeinen@ti.com>
2012-03-01 20:45:53 +07:00
|
|
|
|
OMAPDSS: outputs: Create a new entity called outputs
The current OMAPDSS design contains 3 software entities: Overlays, Managers and
Devices. These map to pipelines, overlay managers and the panels respectively in
hardware. One or more overlays connect to a manager to represent a composition,
the manager connects to a device(generally a display) to display the content.
The part of DSS hardware which isn't represented by any of the above entities
are interfaces/outputs that connect to an overlay manager, i.e blocks like DSI,
HDMI, VENC and so on. Currently, an overlay manager directly connects to the
display, and the output to which it is actually connected is ignored. The panel
driver of the display is responsible of calling output specific functions to
configure the output.
Adding outputs as a new software entity gives us the following benefits:
- Have exact information on the possible connections between managers and
outputs: A manager can't connect to each and every output, there only limited
hardware links between a manager's video port and some of the outputs.
- Remove hacks related to connecting managers and devices: Currently, default
links between managers and devices are set in a not so clean way. Matching is
done via comparing the device type, and the display types supported by the
manager. This isn't sufficient to establish all the possible links between
managers, outputs and devices in hardware.
- Make panel drivers more generic: The DSS panel drivers currently call
interface/output specific functions to configure the hardware IP. When making
these calls, the driver isn't actually aware of the underlying output. The
output driver extracts information from the panel's omap_dss_device pointer
to figure out which interface it is connected to, and then configures the
corresponding output block. An example of this is when a DSI panel calls
dsi functions, the dsi driver figures out whether the panel is connected
to DSI1 or DSI2. This isn't correct, and having output as entities will
give the panel driver the exact information on which output to configure.
Having outputs also gives the opportunity to make panel drivers generic
across different platforms/SoCs, this is achieved as omap specific output
calls can be replaced by ops of a particular output type.
- Have more complex connections between managers, outputs and devices: OMAPDSS
currently doesn't support use cases like 2 outputs connect to a single
device. This can be achieved by extending properties of outputs to connect to
more managers or devices.
- Represent writeback as an output: The writeback pipeline fits well in OMAPDSS
as compared to overlays, managers or devices.
Add a new struct to represent outputs. An output struct holds pointers to the
manager and device structs to which it is connected. Add functions which can
register/unregister an output, or look for one. Create an enum which represent
each output instance.
Signed-off-by: Archit Taneja <archit@ti.com>
2012-09-07 19:08:00 +07:00
|
|
|
/* output */
|
OMAPDSS: combine omap_dss_output into omap_dss_device
We currently have omap_dss_device, which represents an external display
device, sometimes an external encoder, sometimes a panel. Then we have
omap_dss_output, which represents DSS's output encoder.
In the future with new display device model, we construct a video
pipeline from the display blocks. To accomplish this, all the blocks
need to be presented by the same entity.
Thus, this patch combines omap_dss_output into omap_dss_device. Some of
the fields in omap_dss_output are already found in omap_dss_device, but
some are not. This means we'll have DSS output specific fields in
omap_dss_device, which is not very nice. However, it is easier to just
keep those output specific fields there for now, and after transition to
new display device model is made, they can be cleaned up easier than
could be done now.
Signed-off-by: Tomi Valkeinen <tomi.valkeinen@ti.com>
2013-04-19 19:09:34 +07:00
|
|
|
void dss_register_output(struct omap_dss_device *out);
|
|
|
|
void dss_unregister_output(struct omap_dss_device *out);
|
OMAPDSS: outputs: Create a new entity called outputs
The current OMAPDSS design contains 3 software entities: Overlays, Managers and
Devices. These map to pipelines, overlay managers and the panels respectively in
hardware. One or more overlays connect to a manager to represent a composition,
the manager connects to a device(generally a display) to display the content.
The part of DSS hardware which isn't represented by any of the above entities
are interfaces/outputs that connect to an overlay manager, i.e blocks like DSI,
HDMI, VENC and so on. Currently, an overlay manager directly connects to the
display, and the output to which it is actually connected is ignored. The panel
driver of the display is responsible of calling output specific functions to
configure the output.
Adding outputs as a new software entity gives us the following benefits:
- Have exact information on the possible connections between managers and
outputs: A manager can't connect to each and every output, there only limited
hardware links between a manager's video port and some of the outputs.
- Remove hacks related to connecting managers and devices: Currently, default
links between managers and devices are set in a not so clean way. Matching is
done via comparing the device type, and the display types supported by the
manager. This isn't sufficient to establish all the possible links between
managers, outputs and devices in hardware.
- Make panel drivers more generic: The DSS panel drivers currently call
interface/output specific functions to configure the hardware IP. When making
these calls, the driver isn't actually aware of the underlying output. The
output driver extracts information from the panel's omap_dss_device pointer
to figure out which interface it is connected to, and then configures the
corresponding output block. An example of this is when a DSI panel calls
dsi functions, the dsi driver figures out whether the panel is connected
to DSI1 or DSI2. This isn't correct, and having output as entities will
give the panel driver the exact information on which output to configure.
Having outputs also gives the opportunity to make panel drivers generic
across different platforms/SoCs, this is achieved as omap specific output
calls can be replaced by ops of a particular output type.
- Have more complex connections between managers, outputs and devices: OMAPDSS
currently doesn't support use cases like 2 outputs connect to a single
device. This can be achieved by extending properties of outputs to connect to
more managers or devices.
- Represent writeback as an output: The writeback pipeline fits well in OMAPDSS
as compared to overlays, managers or devices.
Add a new struct to represent outputs. An output struct holds pointers to the
manager and device structs to which it is connected. Add functions which can
register/unregister an output, or look for one. Create an enum which represent
each output instance.
Signed-off-by: Archit Taneja <archit@ti.com>
2012-09-07 19:08:00 +07:00
|
|
|
|
2009-11-03 16:23:50 +07:00
|
|
|
/* display */
|
|
|
|
int dss_suspend_all_devices(void);
|
|
|
|
int dss_resume_all_devices(void);
|
|
|
|
void dss_disable_all_devices(void);
|
|
|
|
|
2013-02-13 18:40:19 +07:00
|
|
|
int display_init_sysfs(struct platform_device *pdev);
|
|
|
|
void display_uninit_sysfs(struct platform_device *pdev);
|
2009-11-03 16:23:50 +07:00
|
|
|
|
|
|
|
/* manager */
|
2013-05-14 14:53:21 +07:00
|
|
|
int dss_init_overlay_managers(void);
|
|
|
|
void dss_uninit_overlay_managers(void);
|
|
|
|
int dss_init_overlay_managers_sysfs(struct platform_device *pdev);
|
|
|
|
void dss_uninit_overlay_managers_sysfs(struct platform_device *pdev);
|
2011-12-13 18:18:52 +07:00
|
|
|
int dss_mgr_simple_check(struct omap_overlay_manager *mgr,
|
|
|
|
const struct omap_overlay_manager_info *info);
|
2012-04-27 02:37:28 +07:00
|
|
|
int dss_mgr_check_timings(struct omap_overlay_manager *mgr,
|
|
|
|
const struct omap_video_timings *timings);
|
2011-12-08 15:32:37 +07:00
|
|
|
int dss_mgr_check(struct omap_overlay_manager *mgr,
|
|
|
|
struct omap_overlay_manager_info *info,
|
2012-04-27 02:52:28 +07:00
|
|
|
const struct omap_video_timings *mgr_timings,
|
2012-05-23 18:31:35 +07:00
|
|
|
const struct dss_lcd_mgr_config *config,
|
2011-12-08 15:32:37 +07:00
|
|
|
struct omap_overlay_info **overlay_infos);
|
2009-11-03 16:23:50 +07:00
|
|
|
|
2012-06-29 16:07:03 +07:00
|
|
|
static inline bool dss_mgr_is_lcd(enum omap_channel id)
|
|
|
|
{
|
|
|
|
if (id == OMAP_DSS_CHANNEL_LCD || id == OMAP_DSS_CHANNEL_LCD2 ||
|
|
|
|
id == OMAP_DSS_CHANNEL_LCD3)
|
|
|
|
return true;
|
|
|
|
else
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2012-08-06 18:44:09 +07:00
|
|
|
int dss_manager_kobj_init(struct omap_overlay_manager *mgr,
|
|
|
|
struct platform_device *pdev);
|
|
|
|
void dss_manager_kobj_uninit(struct omap_overlay_manager *mgr);
|
|
|
|
|
2009-11-03 16:23:50 +07:00
|
|
|
/* overlay */
|
|
|
|
void dss_init_overlays(struct platform_device *pdev);
|
|
|
|
void dss_uninit_overlays(struct platform_device *pdev);
|
|
|
|
void dss_overlay_setup_dispc_manager(struct omap_overlay_manager *mgr);
|
2011-12-13 18:18:52 +07:00
|
|
|
int dss_ovl_simple_check(struct omap_overlay *ovl,
|
|
|
|
const struct omap_overlay_info *info);
|
2012-04-27 02:52:28 +07:00
|
|
|
int dss_ovl_check(struct omap_overlay *ovl, struct omap_overlay_info *info,
|
|
|
|
const struct omap_video_timings *mgr_timings);
|
2012-06-25 16:28:48 +07:00
|
|
|
bool dss_ovl_use_replication(struct dss_lcd_mgr_config config,
|
|
|
|
enum omap_color_mode mode);
|
2012-08-06 18:40:00 +07:00
|
|
|
int dss_overlay_kobj_init(struct omap_overlay *ovl,
|
|
|
|
struct platform_device *pdev);
|
|
|
|
void dss_overlay_kobj_uninit(struct omap_overlay *ovl);
|
2009-11-03 16:23:50 +07:00
|
|
|
|
|
|
|
/* DSS */
|
2012-02-17 22:41:13 +07:00
|
|
|
int dss_init_platform_driver(void) __init;
|
2011-01-24 13:21:57 +07:00
|
|
|
void dss_uninit_platform_driver(void);
|
2009-11-03 16:23:50 +07:00
|
|
|
|
2012-12-12 15:37:03 +07:00
|
|
|
unsigned long dss_get_dispc_clk_rate(void);
|
2012-09-21 16:09:54 +07:00
|
|
|
int dss_dpi_select_source(enum omap_channel channel);
|
2011-03-09 18:01:38 +07:00
|
|
|
void dss_select_hdmi_venc_clk_source(enum dss_hdmi_venc_clk_source_select);
|
2011-08-31 18:33:31 +07:00
|
|
|
enum dss_hdmi_venc_clk_source_select dss_get_hdmi_venc_clk_source(void);
|
2011-04-12 15:22:23 +07:00
|
|
|
const char *dss_get_generic_clk_source_name(enum omap_dss_clk_source clk_src);
|
2011-01-24 13:21:58 +07:00
|
|
|
void dss_dump_clocks(struct seq_file *s);
|
2009-11-03 16:23:50 +07:00
|
|
|
|
2012-09-29 12:55:42 +07:00
|
|
|
#if defined(CONFIG_OMAP2_DSS_DEBUGFS)
|
2011-01-24 13:21:58 +07:00
|
|
|
void dss_debug_dump_clocks(struct seq_file *s);
|
|
|
|
#endif
|
2009-11-03 16:23:50 +07:00
|
|
|
|
2012-11-28 18:31:39 +07:00
|
|
|
int dss_get_ctx_loss_count(void);
|
|
|
|
|
2012-07-20 18:48:49 +07:00
|
|
|
void dss_sdi_init(int datapairs);
|
2009-11-03 16:23:50 +07:00
|
|
|
int dss_sdi_enable(void);
|
|
|
|
void dss_sdi_disable(void);
|
|
|
|
|
2011-05-12 18:56:29 +07:00
|
|
|
void dss_select_dsi_clk_source(int dsi_module,
|
|
|
|
enum omap_dss_clk_source clk_src);
|
2011-03-08 18:50:35 +07:00
|
|
|
void dss_select_lcd_clk_source(enum omap_channel channel,
|
2011-04-12 15:22:23 +07:00
|
|
|
enum omap_dss_clk_source clk_src);
|
|
|
|
enum omap_dss_clk_source dss_get_dispc_clk_source(void);
|
2011-05-12 18:56:29 +07:00
|
|
|
enum omap_dss_clk_source dss_get_dsi_clk_source(int dsi_module);
|
2011-04-12 15:22:23 +07:00
|
|
|
enum omap_dss_clk_source dss_get_lcd_clk_source(enum omap_channel channel);
|
2010-01-08 23:00:36 +07:00
|
|
|
|
2009-11-03 16:23:50 +07:00
|
|
|
void dss_set_venc_output(enum omap_dss_venc_type type);
|
|
|
|
void dss_set_dac_pwrdn_bgz(bool enable);
|
|
|
|
|
|
|
|
unsigned long dss_get_dpll4_rate(void);
|
2012-10-15 17:27:04 +07:00
|
|
|
int dss_calc_clock_rates(struct dss_clock_info *cinfo);
|
2009-11-03 16:23:50 +07:00
|
|
|
int dss_set_clock_div(struct dss_clock_info *cinfo);
|
|
|
|
|
2013-03-05 21:34:05 +07:00
|
|
|
typedef bool (*dss_div_calc_func)(int fckd, unsigned long fck, void *data);
|
|
|
|
bool dss_div_calc(unsigned long fck_min, dss_div_calc_func func, void *data);
|
|
|
|
|
2009-11-03 16:23:50 +07:00
|
|
|
/* SDI */
|
2012-02-17 22:41:13 +07:00
|
|
|
int sdi_init_platform_driver(void) __init;
|
|
|
|
void sdi_uninit_platform_driver(void) __exit;
|
2009-11-03 16:23:50 +07:00
|
|
|
|
|
|
|
/* DSI */
|
2013-04-18 16:16:39 +07:00
|
|
|
|
|
|
|
typedef bool (*dsi_pll_calc_func)(int regn, int regm, unsigned long fint,
|
|
|
|
unsigned long pll, void *data);
|
|
|
|
typedef bool (*dsi_hsdiv_calc_func)(int regm_dispc, unsigned long dispc,
|
|
|
|
void *data);
|
|
|
|
|
2010-05-07 16:58:41 +07:00
|
|
|
#ifdef CONFIG_OMAP2_DSS_DSI
|
2011-05-12 18:56:29 +07:00
|
|
|
|
|
|
|
struct dentry;
|
|
|
|
struct file_operations;
|
|
|
|
|
2012-02-17 22:41:13 +07:00
|
|
|
int dsi_init_platform_driver(void) __init;
|
|
|
|
void dsi_uninit_platform_driver(void) __exit;
|
2009-11-03 16:23:50 +07:00
|
|
|
|
2011-05-27 14:52:19 +07:00
|
|
|
int dsi_runtime_get(struct platform_device *dsidev);
|
|
|
|
void dsi_runtime_put(struct platform_device *dsidev);
|
|
|
|
|
2009-11-03 16:23:50 +07:00
|
|
|
void dsi_dump_clocks(struct seq_file *s);
|
|
|
|
|
|
|
|
void dsi_irq_handler(void);
|
2011-09-08 20:12:16 +07:00
|
|
|
u8 dsi_get_pixel_size(enum omap_dss_dsi_pixel_format fmt);
|
|
|
|
|
2013-03-05 21:39:00 +07:00
|
|
|
unsigned long dsi_get_pll_clkin(struct platform_device *dsidev);
|
|
|
|
|
|
|
|
bool dsi_hsdiv_calc(struct platform_device *dsidev, unsigned long pll,
|
|
|
|
unsigned long out_min, dsi_hsdiv_calc_func func, void *data);
|
|
|
|
bool dsi_pll_calc(struct platform_device *dsidev, unsigned long clkin,
|
|
|
|
unsigned long pll_min, unsigned long pll_max,
|
|
|
|
dsi_pll_calc_func func, void *data);
|
|
|
|
|
2011-05-12 18:56:26 +07:00
|
|
|
unsigned long dsi_get_pll_hsdiv_dispc_rate(struct platform_device *dsidev);
|
|
|
|
int dsi_pll_set_clock_div(struct platform_device *dsidev,
|
|
|
|
struct dsi_clock_info *cinfo);
|
|
|
|
int dsi_pll_init(struct platform_device *dsidev, bool enable_hsclk,
|
|
|
|
bool enable_hsdiv);
|
|
|
|
void dsi_pll_uninit(struct platform_device *dsidev, bool disconnect_lanes);
|
|
|
|
void dsi_wait_pll_hsdiv_dispc_active(struct platform_device *dsidev);
|
|
|
|
void dsi_wait_pll_hsdiv_dsi_active(struct platform_device *dsidev);
|
|
|
|
struct platform_device *dsi_get_dsidev_from_id(int module);
|
2010-05-07 16:58:41 +07:00
|
|
|
#else
|
2011-05-27 14:52:19 +07:00
|
|
|
static inline int dsi_runtime_get(struct platform_device *dsidev)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
static inline void dsi_runtime_put(struct platform_device *dsidev)
|
|
|
|
{
|
|
|
|
}
|
2011-09-08 20:12:16 +07:00
|
|
|
static inline u8 dsi_get_pixel_size(enum omap_dss_dsi_pixel_format fmt)
|
|
|
|
{
|
|
|
|
WARN("%s: DSI not compiled in, returning pixel_size as 0\n", __func__);
|
|
|
|
return 0;
|
|
|
|
}
|
2011-05-12 18:56:26 +07:00
|
|
|
static inline unsigned long dsi_get_pll_hsdiv_dispc_rate(struct platform_device *dsidev)
|
2011-03-08 18:50:34 +07:00
|
|
|
{
|
|
|
|
WARN("%s: DSI not compiled in, returning rate as 0\n", __func__);
|
|
|
|
return 0;
|
|
|
|
}
|
2011-04-30 19:38:15 +07:00
|
|
|
static inline int dsi_pll_set_clock_div(struct platform_device *dsidev,
|
|
|
|
struct dsi_clock_info *cinfo)
|
|
|
|
{
|
|
|
|
WARN("%s: DSI not compiled in\n", __func__);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
static inline int dsi_pll_init(struct platform_device *dsidev,
|
|
|
|
bool enable_hsclk, bool enable_hsdiv)
|
|
|
|
{
|
|
|
|
WARN("%s: DSI not compiled in\n", __func__);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
static inline void dsi_pll_uninit(struct platform_device *dsidev,
|
|
|
|
bool disconnect_lanes)
|
|
|
|
{
|
|
|
|
}
|
2011-05-12 18:56:26 +07:00
|
|
|
static inline void dsi_wait_pll_hsdiv_dispc_active(struct platform_device *dsidev)
|
2010-06-09 19:28:12 +07:00
|
|
|
{
|
|
|
|
}
|
2011-05-12 18:56:26 +07:00
|
|
|
static inline void dsi_wait_pll_hsdiv_dsi_active(struct platform_device *dsidev)
|
2010-06-09 19:28:12 +07:00
|
|
|
{
|
|
|
|
}
|
2011-05-12 18:56:26 +07:00
|
|
|
static inline struct platform_device *dsi_get_dsidev_from_id(int module)
|
|
|
|
{
|
|
|
|
return NULL;
|
|
|
|
}
|
2013-04-18 16:16:39 +07:00
|
|
|
|
|
|
|
static inline unsigned long dsi_get_pll_clkin(struct platform_device *dsidev)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool dsi_hsdiv_calc(struct platform_device *dsidev,
|
|
|
|
unsigned long pll, unsigned long out_min,
|
|
|
|
dsi_hsdiv_calc_func func, void *data)
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool dsi_pll_calc(struct platform_device *dsidev,
|
|
|
|
unsigned long clkin,
|
|
|
|
unsigned long pll_min, unsigned long pll_max,
|
|
|
|
dsi_pll_calc_func func, void *data)
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2010-05-07 16:58:41 +07:00
|
|
|
#endif
|
2009-11-03 16:23:50 +07:00
|
|
|
|
|
|
|
/* DPI */
|
2012-02-17 22:41:13 +07:00
|
|
|
int dpi_init_platform_driver(void) __init;
|
|
|
|
void dpi_uninit_platform_driver(void) __exit;
|
2009-11-03 16:23:50 +07:00
|
|
|
|
|
|
|
/* DISPC */
|
2012-02-17 22:41:13 +07:00
|
|
|
int dispc_init_platform_driver(void) __init;
|
|
|
|
void dispc_uninit_platform_driver(void) __exit;
|
2009-11-03 16:23:50 +07:00
|
|
|
void dispc_dump_clocks(struct seq_file *s);
|
|
|
|
|
|
|
|
void dispc_enable_sidle(void);
|
|
|
|
void dispc_disable_sidle(void);
|
|
|
|
|
|
|
|
void dispc_lcd_enable_signal(bool enable);
|
|
|
|
void dispc_pck_free_enable(bool enable);
|
2011-08-16 17:49:15 +07:00
|
|
|
void dispc_enable_fifomerge(bool enable);
|
|
|
|
void dispc_enable_gamma_table(bool enable);
|
|
|
|
void dispc_set_loadmode(enum omap_dss_load_mode mode);
|
|
|
|
|
2013-03-05 21:32:08 +07:00
|
|
|
typedef bool (*dispc_div_calc_func)(int lckd, int pckd, unsigned long lck,
|
|
|
|
unsigned long pck, void *data);
|
|
|
|
bool dispc_div_calc(unsigned long dispc,
|
|
|
|
unsigned long pck_min, unsigned long pck_max,
|
|
|
|
dispc_div_calc_func func, void *data);
|
|
|
|
|
2012-04-16 14:23:44 +07:00
|
|
|
bool dispc_mgr_timings_ok(enum omap_channel channel,
|
2012-04-27 02:37:28 +07:00
|
|
|
const struct omap_video_timings *timings);
|
2011-08-16 17:49:15 +07:00
|
|
|
unsigned long dispc_fclk_rate(void);
|
|
|
|
int dispc_calc_clock_rates(unsigned long dispc_fclk_rate,
|
|
|
|
struct dispc_clock_info *cinfo);
|
|
|
|
|
|
|
|
|
2011-10-31 13:58:52 +07:00
|
|
|
void dispc_ovl_set_fifo_threshold(enum omap_plane plane, u32 low, u32 high);
|
2012-01-13 18:17:01 +07:00
|
|
|
void dispc_ovl_compute_fifo_thresholds(enum omap_plane plane,
|
2012-05-15 19:31:01 +07:00
|
|
|
u32 *fifo_low, u32 *fifo_high, bool use_fifomerge,
|
|
|
|
bool manual_update);
|
2012-11-07 23:17:35 +07:00
|
|
|
|
2011-08-16 17:49:15 +07:00
|
|
|
unsigned long dispc_mgr_lclk_rate(enum omap_channel channel);
|
|
|
|
unsigned long dispc_mgr_pclk_rate(enum omap_channel channel);
|
2012-04-23 13:46:50 +07:00
|
|
|
unsigned long dispc_core_clk_rate(void);
|
2012-06-29 15:30:54 +07:00
|
|
|
void dispc_mgr_set_clock_div(enum omap_channel channel,
|
2012-10-03 14:09:11 +07:00
|
|
|
const struct dispc_clock_info *cinfo);
|
2011-08-16 17:45:15 +07:00
|
|
|
int dispc_mgr_get_clock_div(enum omap_channel channel,
|
2010-12-02 18:27:11 +07:00
|
|
|
struct dispc_clock_info *cinfo);
|
2009-11-03 16:23:50 +07:00
|
|
|
|
2012-09-22 14:09:33 +07:00
|
|
|
u32 dispc_wb_get_framedone_irq(void);
|
|
|
|
bool dispc_wb_go_busy(void);
|
|
|
|
void dispc_wb_go(void);
|
|
|
|
void dispc_wb_enable(bool enable);
|
|
|
|
bool dispc_wb_is_enabled(void);
|
2012-09-22 14:08:19 +07:00
|
|
|
void dispc_wb_set_channel_in(enum dss_writeback_channel channel);
|
2012-08-31 14:02:52 +07:00
|
|
|
int dispc_wb_setup(const struct omap_dss_writeback_info *wi,
|
2012-08-24 18:29:26 +07:00
|
|
|
bool mem_to_mem, const struct omap_video_timings *timings);
|
2012-09-22 14:08:19 +07:00
|
|
|
|
2009-11-03 16:23:50 +07:00
|
|
|
/* VENC */
|
2010-05-07 16:58:41 +07:00
|
|
|
#ifdef CONFIG_OMAP2_DSS_VENC
|
2012-02-17 22:41:13 +07:00
|
|
|
int venc_init_platform_driver(void) __init;
|
|
|
|
void venc_uninit_platform_driver(void) __exit;
|
2011-09-13 19:58:41 +07:00
|
|
|
unsigned long venc_get_pixel_clock(void);
|
2010-05-07 16:58:41 +07:00
|
|
|
#else
|
2011-09-13 19:58:41 +07:00
|
|
|
static inline unsigned long venc_get_pixel_clock(void)
|
|
|
|
{
|
|
|
|
WARN("%s: VENC not compiled in, returning pclk as 0\n", __func__);
|
|
|
|
return 0;
|
|
|
|
}
|
2010-05-07 16:58:41 +07:00
|
|
|
#endif
|
2012-07-06 22:22:37 +07:00
|
|
|
int omapdss_venc_display_enable(struct omap_dss_device *dssdev);
|
|
|
|
void omapdss_venc_display_disable(struct omap_dss_device *dssdev);
|
|
|
|
void omapdss_venc_set_timings(struct omap_dss_device *dssdev,
|
|
|
|
struct omap_video_timings *timings);
|
|
|
|
int omapdss_venc_check_timings(struct omap_dss_device *dssdev,
|
|
|
|
struct omap_video_timings *timings);
|
|
|
|
u32 omapdss_venc_get_wss(struct omap_dss_device *dssdev);
|
|
|
|
int omapdss_venc_set_wss(struct omap_dss_device *dssdev, u32 wss);
|
2012-08-16 13:25:15 +07:00
|
|
|
void omapdss_venc_set_type(struct omap_dss_device *dssdev,
|
|
|
|
enum omap_dss_venc_type type);
|
2012-08-16 13:26:31 +07:00
|
|
|
void omapdss_venc_invert_vid_out_polarity(struct omap_dss_device *dssdev,
|
|
|
|
bool invert_polarity);
|
2012-07-06 22:22:37 +07:00
|
|
|
int venc_panel_init(void);
|
|
|
|
void venc_panel_exit(void);
|
2009-11-03 16:23:50 +07:00
|
|
|
|
2011-03-12 13:34:27 +07:00
|
|
|
/* HDMI */
|
|
|
|
#ifdef CONFIG_OMAP4_DSS_HDMI
|
2012-02-17 22:41:13 +07:00
|
|
|
int hdmi_init_platform_driver(void) __init;
|
|
|
|
void hdmi_uninit_platform_driver(void) __exit;
|
2011-09-13 19:58:41 +07:00
|
|
|
unsigned long hdmi_get_pixel_clock(void);
|
2011-03-12 13:34:27 +07:00
|
|
|
#else
|
2011-09-13 19:58:41 +07:00
|
|
|
static inline unsigned long hdmi_get_pixel_clock(void)
|
|
|
|
{
|
|
|
|
WARN("%s: HDMI not compiled in, returning pclk as 0\n", __func__);
|
|
|
|
return 0;
|
|
|
|
}
|
2011-03-12 13:34:27 +07:00
|
|
|
#endif
|
|
|
|
int omapdss_hdmi_display_enable(struct omap_dss_device *dssdev);
|
|
|
|
void omapdss_hdmi_display_disable(struct omap_dss_device *dssdev);
|
2012-10-19 21:42:27 +07:00
|
|
|
int omapdss_hdmi_core_enable(struct omap_dss_device *dssdev);
|
|
|
|
void omapdss_hdmi_core_disable(struct omap_dss_device *dssdev);
|
2012-08-08 18:20:42 +07:00
|
|
|
void omapdss_hdmi_display_set_timing(struct omap_dss_device *dssdev,
|
|
|
|
struct omap_video_timings *timings);
|
2011-03-12 13:34:27 +07:00
|
|
|
int omapdss_hdmi_display_check_timing(struct omap_dss_device *dssdev,
|
|
|
|
struct omap_video_timings *timings);
|
2011-08-25 21:12:56 +07:00
|
|
|
int omapdss_hdmi_read_edid(u8 *buf, int len);
|
2011-08-29 22:10:20 +07:00
|
|
|
bool omapdss_hdmi_detect(void);
|
2011-03-10 17:18:48 +07:00
|
|
|
int hdmi_panel_init(void);
|
|
|
|
void hdmi_panel_exit(void);
|
2012-05-10 09:09:50 +07:00
|
|
|
#ifdef CONFIG_OMAP4_DSS_HDMI_AUDIO
|
|
|
|
int hdmi_audio_enable(void);
|
|
|
|
void hdmi_audio_disable(void);
|
|
|
|
int hdmi_audio_start(void);
|
|
|
|
void hdmi_audio_stop(void);
|
|
|
|
bool hdmi_mode_has_audio(void);
|
|
|
|
int hdmi_audio_config(struct omap_dss_audio *audio);
|
|
|
|
#endif
|
2011-03-12 13:34:27 +07:00
|
|
|
|
2009-11-03 16:23:50 +07:00
|
|
|
/* RFBI */
|
2012-02-17 22:41:13 +07:00
|
|
|
int rfbi_init_platform_driver(void) __init;
|
|
|
|
void rfbi_uninit_platform_driver(void) __exit;
|
2009-11-03 16:23:50 +07:00
|
|
|
|
2009-12-17 19:35:21 +07:00
|
|
|
|
|
|
|
#ifdef CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS
|
|
|
|
static inline void dss_collect_irq_stats(u32 irqstatus, unsigned *irq_arr)
|
|
|
|
{
|
|
|
|
int b;
|
|
|
|
for (b = 0; b < 32; ++b) {
|
|
|
|
if (irqstatus & (1 << b))
|
|
|
|
irq_arr[b]++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2009-11-03 16:23:50 +07:00
|
|
|
#endif
|