2005-11-07 15:59:12 +07:00
|
|
|
/*
|
2012-07-20 16:15:04 +07:00
|
|
|
* Copyright IBM Corp. 2005, 2010
|
2005-11-07 15:59:12 +07:00
|
|
|
*
|
|
|
|
* Author(s): Hartmut Penner <hp@de.ibm.com>
|
|
|
|
* Martin Schwidefsky <schwidefsky@de.ibm.com>
|
|
|
|
* Rob van der Heij <rvdhei@iae.nl>
|
|
|
|
* Heiko Carstens <heiko.carstens@de.ibm.com>
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
2010-02-27 04:37:53 +07:00
|
|
|
#include <linux/init.h>
|
2011-07-24 15:48:19 +07:00
|
|
|
#include <linux/linkage.h>
|
2010-02-27 04:37:53 +07:00
|
|
|
#include <asm/asm-offsets.h>
|
|
|
|
#include <asm/thread_info.h>
|
|
|
|
#include <asm/page.h>
|
2006-06-29 19:58:17 +07:00
|
|
|
|
2010-02-27 04:37:53 +07:00
|
|
|
__HEAD
|
2011-07-24 15:48:19 +07:00
|
|
|
ENTRY(startup_continue)
|
2006-06-29 19:58:17 +07:00
|
|
|
basr %r13,0 # get base
|
2008-12-25 19:39:19 +07:00
|
|
|
.LPG1:
|
|
|
|
|
2010-02-27 04:37:53 +07:00
|
|
|
l %r1,.Lbase_cc-.LPG1(%r13)
|
|
|
|
mvc 0(8,%r1),__LC_LAST_UPDATE_CLOCK
|
2005-11-07 15:59:12 +07:00
|
|
|
lctl %c0,%c15,.Lctl-.LPG1(%r13) # load control registers
|
2006-06-29 19:58:17 +07:00
|
|
|
l %r12,.Lparmaddr-.LPG1(%r13) # pointer to parameter area
|
|
|
|
# move IPL device to lowcore
|
2006-09-20 20:59:15 +07:00
|
|
|
#
|
|
|
|
# Setup stack
|
|
|
|
#
|
|
|
|
l %r15,.Linittu-.LPG1(%r13)
|
2009-09-11 15:28:58 +07:00
|
|
|
st %r15,__LC_THREAD_INFO # cache thread info in lowcore
|
2006-09-20 20:59:15 +07:00
|
|
|
mvc __LC_CURRENT(4),__TI_task(%r15)
|
|
|
|
ahi %r15,1<<(PAGE_SHIFT+THREAD_ORDER) # init_task_union+THREAD_SIZE
|
|
|
|
st %r15,__LC_KERNEL_STACK # set end of kernel stack
|
|
|
|
ahi %r15,-96
|
2005-11-07 15:59:12 +07:00
|
|
|
#
|
2007-02-06 03:18:24 +07:00
|
|
|
# Save ipl parameters, clear bss memory, initialize storage key for kernel pages,
|
|
|
|
# and create a kernel NSS if the SAVESYS= parm is defined
|
2005-11-07 15:59:12 +07:00
|
|
|
#
|
2007-02-06 03:18:24 +07:00
|
|
|
l %r14,.Lstartup_init-.LPG1(%r13)
|
|
|
|
basr %r14,%r14
|
2005-11-07 15:59:12 +07:00
|
|
|
lpsw .Lentry-.LPG1(13) # jump to _stext in primary-space,
|
|
|
|
# virtual and never return ...
|
|
|
|
.align 8
|
|
|
|
.Lentry:.long 0x00080000,0x80000000 + _stext
|
2011-07-24 15:48:28 +07:00
|
|
|
.Lctl: .long 0x04b50000 # cr0: various things
|
2005-11-07 15:59:12 +07:00
|
|
|
.long 0 # cr1: primary space segment table
|
|
|
|
.long .Lduct # cr2: dispatchable unit control table
|
|
|
|
.long 0 # cr3: instruction authorization
|
|
|
|
.long 0 # cr4: instruction authorization
|
2007-03-06 05:35:54 +07:00
|
|
|
.long .Lduct # cr5: primary-aste origin
|
2005-11-07 15:59:12 +07:00
|
|
|
.long 0 # cr6: I/O interrupts
|
|
|
|
.long 0 # cr7: secondary space segment table
|
|
|
|
.long 0 # cr8: access registers translation
|
|
|
|
.long 0 # cr9: tracing off
|
|
|
|
.long 0 # cr10: tracing off
|
|
|
|
.long 0 # cr11: tracing off
|
|
|
|
.long 0 # cr12: tracing off
|
|
|
|
.long 0 # cr13: home space segment table
|
|
|
|
.long 0xc0000000 # cr14: machine check handling off
|
|
|
|
.long 0 # cr15: linkage stack operations
|
|
|
|
.Lmchunk:.long memory_chunk
|
|
|
|
.Lbss_bgn: .long __bss_start
|
|
|
|
.Lbss_end: .long _end
|
2006-06-29 19:58:17 +07:00
|
|
|
.Lparmaddr: .long PARMAREA
|
2007-02-06 03:18:37 +07:00
|
|
|
.Linittu: .long init_thread_union
|
|
|
|
.Lstartup_init:
|
|
|
|
.long startup_init
|
2007-03-06 05:35:54 +07:00
|
|
|
.align 64
|
|
|
|
.Lduct: .long 0,0,0,0,.Lduald,0,0,0
|
|
|
|
.long 0,0,0,0,0,0,0,0
|
|
|
|
.align 128
|
|
|
|
.Lduald:.rept 8
|
|
|
|
.long 0x80000000,0,0,0 # invalid access-list entries
|
|
|
|
.endr
|
2010-02-27 04:37:53 +07:00
|
|
|
.Lbase_cc:
|
|
|
|
.long sched_clock_base_cc
|
2006-09-20 20:59:15 +07:00
|
|
|
|
2011-07-24 15:48:19 +07:00
|
|
|
ENTRY(_ehead)
|
2010-02-27 04:37:53 +07:00
|
|
|
|
2010-05-12 14:32:13 +07:00
|
|
|
.org 0x100000 - 0x11000 # head.o ends at 0x11000
|
2005-11-07 15:59:12 +07:00
|
|
|
#
|
2006-06-29 19:58:17 +07:00
|
|
|
# startup-code, running in absolute addressing mode
|
2005-11-07 15:59:12 +07:00
|
|
|
#
|
2011-07-24 15:48:19 +07:00
|
|
|
ENTRY(_stext)
|
|
|
|
basr %r13,0 # get base
|
2005-11-07 15:59:12 +07:00
|
|
|
.LPG3:
|
|
|
|
# check control registers
|
|
|
|
stctl %c0,%c15,0(%r15)
|
2011-10-30 21:16:58 +07:00
|
|
|
oi 2(%r15),0x60 # enable sigp emergency & external call
|
2005-11-07 15:59:12 +07:00
|
|
|
oi 0(%r15),0x10 # switch on low address protection
|
|
|
|
lctl %c0,%c15,0(%r15)
|
|
|
|
|
|
|
|
#
|
|
|
|
lam 0,15,.Laregs-.LPG3(%r13) # load access regs needed by uaccess
|
|
|
|
l %r14,.Lstart-.LPG3(%r13)
|
|
|
|
basr %r14,%r14 # call start_kernel
|
|
|
|
#
|
|
|
|
# We returned from start_kernel ?!? PANIK
|
|
|
|
#
|
|
|
|
basr %r13,0
|
|
|
|
lpsw .Ldw-.(%r13) # load disabled wait psw
|
|
|
|
#
|
|
|
|
.align 8
|
|
|
|
.Ldw: .long 0x000a0000,0x00000000
|
|
|
|
.Lstart:.long start_kernel
|
|
|
|
.Laregs:.long 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
|