2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* Intel IO-APIC support for multi-Pentium hosts.
|
|
|
|
*
|
|
|
|
* Copyright (C) 1997, 1998, 1999, 2000 Ingo Molnar, Hajnalka Szabo
|
|
|
|
*
|
|
|
|
* Many thanks to Stig Venaas for trying out countless experimental
|
|
|
|
* patches and reporting/debugging problems patiently!
|
|
|
|
*
|
|
|
|
* (c) 1999, Multiple IO-APIC support, developed by
|
|
|
|
* Ken-ichi Yaku <yaku@css1.kbnes.nec.co.jp> and
|
|
|
|
* Hidemi Kishimoto <kisimoto@css1.kbnes.nec.co.jp>,
|
|
|
|
* further tested and cleaned up by Zach Brown <zab@redhat.com>
|
|
|
|
* and Ingo Molnar <mingo@redhat.com>
|
|
|
|
*
|
|
|
|
* Fixes
|
|
|
|
* Maciej W. Rozycki : Bits for genuine 82489DX APICs;
|
|
|
|
* thanks to Eric Gilmore
|
|
|
|
* and Rolf G. Tews
|
|
|
|
* for testing these extensively
|
|
|
|
* Paul Diefenbaugh : Added full ACPI support
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/mm.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/sched.h>
|
2008-06-27 15:41:56 +07:00
|
|
|
#include <linux/bootmem.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
#include <linux/mc146818rtc.h>
|
|
|
|
#include <linux/compiler.h>
|
|
|
|
#include <linux/acpi.h>
|
2005-06-23 14:08:33 +07:00
|
|
|
#include <linux/module.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
#include <linux/sysdev.h>
|
2006-10-04 16:16:43 +07:00
|
|
|
#include <linux/pci.h>
|
2006-10-04 16:16:59 +07:00
|
|
|
#include <linux/msi.h>
|
2006-10-04 16:17:01 +07:00
|
|
|
#include <linux/htirq.h>
|
2006-12-07 11:34:23 +07:00
|
|
|
#include <linux/freezer.h>
|
2007-05-03 00:27:19 +07:00
|
|
|
#include <linux/kthread.h>
|
2008-01-30 19:32:19 +07:00
|
|
|
#include <linux/jiffies.h> /* time_after() */
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-07 05:16:15 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/smp.h>
|
|
|
|
#include <asm/desc.h>
|
|
|
|
#include <asm/timer.h>
|
2005-06-30 16:58:55 +07:00
|
|
|
#include <asm/i8259.h>
|
2006-06-26 18:57:01 +07:00
|
|
|
#include <asm/nmi.h>
|
2006-10-04 16:16:43 +07:00
|
|
|
#include <asm/msidef.h>
|
2006-10-04 16:16:55 +07:00
|
|
|
#include <asm/hypertransport.h>
|
2008-07-25 16:14:28 +07:00
|
|
|
#include <asm/setup.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
#include <mach_apic.h>
|
2006-09-26 15:52:26 +07:00
|
|
|
#include <mach_apicdef.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-07-21 06:52:49 +07:00
|
|
|
#define __apicdebuginit(type) static type __init
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
int (*ioapic_renumber_irq)(int ioapic, int irq);
|
|
|
|
atomic_t irq_mis_count;
|
|
|
|
|
2005-10-31 05:59:39 +07:00
|
|
|
/* Where if anywhere is the i8259 connect in external int mode */
|
|
|
|
static struct { int pin, apic; } ioapic_i8259 = { -1, -1 };
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
static DEFINE_SPINLOCK(ioapic_lock);
|
2008-08-10 05:09:02 +07:00
|
|
|
DEFINE_SPINLOCK(vector_lock);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-05-22 04:10:22 +07:00
|
|
|
int timer_through_8259 __initdata;
|
2006-03-09 08:57:25 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* Is the SiS APIC rmw bug present ?
|
|
|
|
* -1 = don't know, 0 = no, 1 = yes
|
|
|
|
*/
|
|
|
|
int sis_apic_bug = -1;
|
|
|
|
|
2008-08-20 10:50:02 +07:00
|
|
|
int first_free_entry;
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* # of IRQ routing registers
|
|
|
|
*/
|
|
|
|
int nr_ioapic_registers[MAX_IO_APICS];
|
|
|
|
|
2008-04-05 02:41:13 +07:00
|
|
|
/* I/O APIC entries */
|
2008-05-14 22:03:10 +07:00
|
|
|
struct mp_config_ioapic mp_ioapics[MAX_IO_APICS];
|
2008-04-05 02:41:13 +07:00
|
|
|
int nr_ioapics;
|
|
|
|
|
2008-04-05 02:41:32 +07:00
|
|
|
/* MP IRQ source entries */
|
2008-05-14 22:03:17 +07:00
|
|
|
struct mp_config_intsrc mp_irqs[MAX_IRQ_SOURCES];
|
2008-04-05 02:41:32 +07:00
|
|
|
|
|
|
|
/* # of MP IRQ source entries */
|
|
|
|
int mp_irq_entries;
|
|
|
|
|
2008-05-19 22:47:16 +07:00
|
|
|
#if defined (CONFIG_MCA) || defined (CONFIG_EISA)
|
|
|
|
int mp_bus_id_to_type[MAX_MP_BUSSES];
|
|
|
|
#endif
|
|
|
|
|
|
|
|
DECLARE_BITMAP(mp_bus_not_pci, MAX_MP_BUSSES);
|
|
|
|
|
2006-09-26 15:52:32 +07:00
|
|
|
static int disable_timer_pin_1 __initdata;
|
2005-09-12 23:49:25 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* Rough estimation of how many shared IRQs there are, can
|
|
|
|
* be changed anytime.
|
|
|
|
*/
|
2008-08-20 10:50:02 +07:00
|
|
|
int pin_map_size;
|
2008-08-20 10:49:48 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* This is performance-critical, we want to do it O(1)
|
|
|
|
*
|
|
|
|
* the indexing order of this array favors 1:1 mappings
|
|
|
|
* between pins and IRQs.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static struct irq_pin_list {
|
|
|
|
int apic, pin, next;
|
2008-08-20 10:50:02 +07:00
|
|
|
} *irq_2_pin;
|
|
|
|
|
|
|
|
DEFINE_DYN_ARRAY(irq_2_pin, sizeof(struct irq_pin_list), pin_map_size, 16, NULL);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2006-11-02 00:11:00 +07:00
|
|
|
struct io_apic {
|
|
|
|
unsigned int index;
|
|
|
|
unsigned int unused[3];
|
|
|
|
unsigned int data;
|
|
|
|
};
|
|
|
|
|
|
|
|
static __attribute_const__ struct io_apic __iomem *io_apic_base(int idx)
|
|
|
|
{
|
|
|
|
return (void __iomem *) __fix_to_virt(FIX_IO_APIC_BASE_0 + idx)
|
2008-05-14 22:03:10 +07:00
|
|
|
+ (mp_ioapics[idx].mp_apicaddr & ~PAGE_MASK);
|
2006-11-02 00:11:00 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline unsigned int io_apic_read(unsigned int apic, unsigned int reg)
|
|
|
|
{
|
|
|
|
struct io_apic __iomem *io_apic = io_apic_base(apic);
|
|
|
|
writel(reg, &io_apic->index);
|
|
|
|
return readl(&io_apic->data);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void io_apic_write(unsigned int apic, unsigned int reg, unsigned int value)
|
|
|
|
{
|
|
|
|
struct io_apic __iomem *io_apic = io_apic_base(apic);
|
|
|
|
writel(reg, &io_apic->index);
|
|
|
|
writel(value, &io_apic->data);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Re-write a value: to be used for read-modify-write
|
|
|
|
* cycles where the read already set up the index register.
|
|
|
|
*
|
|
|
|
* Older SiS APIC requires we rewrite the index register
|
|
|
|
*/
|
|
|
|
static inline void io_apic_modify(unsigned int apic, unsigned int reg, unsigned int value)
|
|
|
|
{
|
2007-02-09 23:39:25 +07:00
|
|
|
volatile struct io_apic __iomem *io_apic = io_apic_base(apic);
|
2006-11-02 00:11:00 +07:00
|
|
|
if (sis_apic_bug)
|
|
|
|
writel(reg, &io_apic->index);
|
|
|
|
writel(value, &io_apic->data);
|
|
|
|
}
|
|
|
|
|
2006-09-26 15:52:30 +07:00
|
|
|
union entry_union {
|
|
|
|
struct { u32 w1, w2; };
|
|
|
|
struct IO_APIC_route_entry entry;
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct IO_APIC_route_entry ioapic_read_entry(int apic, int pin)
|
|
|
|
{
|
|
|
|
union entry_union eu;
|
|
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
eu.w1 = io_apic_read(apic, 0x10 + 2 * pin);
|
|
|
|
eu.w2 = io_apic_read(apic, 0x11 + 2 * pin);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
return eu.entry;
|
|
|
|
}
|
|
|
|
|
2006-11-02 01:05:35 +07:00
|
|
|
/*
|
|
|
|
* When we write a new IO APIC routing entry, we need to write the high
|
|
|
|
* word first! If the mask bit in the low word is clear, we will enable
|
|
|
|
* the interrupt, and we need to make sure the entry is fully populated
|
|
|
|
* before that happens.
|
|
|
|
*/
|
2006-12-07 08:14:07 +07:00
|
|
|
static void
|
|
|
|
__ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e)
|
2006-09-26 15:52:30 +07:00
|
|
|
{
|
|
|
|
union entry_union eu;
|
|
|
|
eu.entry = e;
|
2006-11-02 01:05:35 +07:00
|
|
|
io_apic_write(apic, 0x11 + 2*pin, eu.w2);
|
|
|
|
io_apic_write(apic, 0x10 + 2*pin, eu.w1);
|
2006-12-07 08:14:07 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
__ioapic_write_entry(apic, pin, e);
|
2006-11-02 01:05:35 +07:00
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* When we mask an IO APIC routing entry, we need to write the low
|
|
|
|
* word first, in order to set the mask bit before we change the
|
|
|
|
* high bits!
|
|
|
|
*/
|
|
|
|
static void ioapic_mask_entry(int apic, int pin)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
union entry_union eu = { .entry.mask = 1 };
|
|
|
|
|
2006-09-26 15:52:30 +07:00
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
io_apic_write(apic, 0x10 + 2*pin, eu.w1);
|
|
|
|
io_apic_write(apic, 0x11 + 2*pin, eu.w2);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
}
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* The common case is 1:1 IRQ<->pin mappings. Sometimes there are
|
|
|
|
* shared ISA-space IRQs, so we have to support them. We are super
|
|
|
|
* fast in the common case, and fast for shared ISA-space IRQs.
|
|
|
|
*/
|
|
|
|
static void add_pin_to_irq(unsigned int irq, int apic, int pin)
|
|
|
|
{
|
|
|
|
struct irq_pin_list *entry = irq_2_pin + irq;
|
|
|
|
|
|
|
|
while (entry->next)
|
|
|
|
entry = irq_2_pin + entry->next;
|
|
|
|
|
|
|
|
if (entry->pin != -1) {
|
|
|
|
entry->next = first_free_entry;
|
|
|
|
entry = irq_2_pin + entry->next;
|
2008-08-20 10:49:48 +07:00
|
|
|
if (++first_free_entry >= pin_map_size)
|
2005-04-17 05:20:36 +07:00
|
|
|
panic("io_apic.c: whoops");
|
|
|
|
}
|
|
|
|
entry->apic = apic;
|
|
|
|
entry->pin = pin;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Reroute an IRQ to a different pin.
|
|
|
|
*/
|
|
|
|
static void __init replace_pin_at_irq(unsigned int irq,
|
|
|
|
int oldapic, int oldpin,
|
|
|
|
int newapic, int newpin)
|
|
|
|
{
|
|
|
|
struct irq_pin_list *entry = irq_2_pin + irq;
|
|
|
|
|
|
|
|
while (1) {
|
|
|
|
if (entry->apic == oldapic && entry->pin == oldpin) {
|
|
|
|
entry->apic = newapic;
|
|
|
|
entry->pin = newpin;
|
|
|
|
}
|
|
|
|
if (!entry->next)
|
|
|
|
break;
|
|
|
|
entry = irq_2_pin + entry->next;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
static void __modify_IO_APIC_irq(unsigned int irq, unsigned long enable, unsigned long disable)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
struct irq_pin_list *entry = irq_2_pin + irq;
|
|
|
|
unsigned int pin, reg;
|
|
|
|
|
|
|
|
for (;;) {
|
|
|
|
pin = entry->pin;
|
|
|
|
if (pin == -1)
|
|
|
|
break;
|
|
|
|
reg = io_apic_read(entry->apic, 0x10 + pin*2);
|
|
|
|
reg &= ~disable;
|
|
|
|
reg |= enable;
|
|
|
|
io_apic_modify(entry->apic, 0x10 + pin*2, reg);
|
|
|
|
if (!entry->next)
|
|
|
|
break;
|
|
|
|
entry = irq_2_pin + entry->next;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* mask = 1 */
|
2008-06-08 18:07:18 +07:00
|
|
|
static void __mask_IO_APIC_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-06-07 22:53:57 +07:00
|
|
|
__modify_IO_APIC_irq(irq, IO_APIC_REDIR_MASKED, 0);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* mask = 0 */
|
2008-06-08 18:07:18 +07:00
|
|
|
static void __unmask_IO_APIC_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-06-07 22:53:57 +07:00
|
|
|
__modify_IO_APIC_irq(irq, 0, IO_APIC_REDIR_MASKED);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* mask = 1, trigger = 0 */
|
2008-06-08 18:07:18 +07:00
|
|
|
static void __mask_and_edge_IO_APIC_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-06-07 22:53:57 +07:00
|
|
|
__modify_IO_APIC_irq(irq, IO_APIC_REDIR_MASKED,
|
|
|
|
IO_APIC_REDIR_LEVEL_TRIGGER);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* mask = 0, trigger = 1 */
|
2008-06-08 18:07:18 +07:00
|
|
|
static void __unmask_and_level_IO_APIC_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-06-07 22:53:57 +07:00
|
|
|
__modify_IO_APIC_irq(irq, IO_APIC_REDIR_LEVEL_TRIGGER,
|
|
|
|
IO_APIC_REDIR_MASKED);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
static void mask_IO_APIC_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
__mask_IO_APIC_irq(irq);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
}
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
static void unmask_IO_APIC_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
__unmask_IO_APIC_irq(irq);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void clear_IO_APIC_pin(unsigned int apic, unsigned int pin)
|
|
|
|
{
|
|
|
|
struct IO_APIC_route_entry entry;
|
2008-06-08 18:07:18 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/* Check delivery_mode to be sure we're not clearing an SMI pin */
|
2006-09-26 15:52:30 +07:00
|
|
|
entry = ioapic_read_entry(apic, pin);
|
2005-04-17 05:20:36 +07:00
|
|
|
if (entry.delivery_mode == dest_SMI)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Disable it in the IO-APIC irq-routing table:
|
|
|
|
*/
|
2006-11-02 01:05:35 +07:00
|
|
|
ioapic_mask_entry(apic, pin);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
static void clear_IO_APIC(void)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
int apic, pin;
|
|
|
|
|
|
|
|
for (apic = 0; apic < nr_ioapics; apic++)
|
|
|
|
for (pin = 0; pin < nr_ioapic_registers[apic]; pin++)
|
|
|
|
clear_IO_APIC_pin(apic, pin);
|
|
|
|
}
|
|
|
|
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-07 05:16:15 +07:00
|
|
|
#ifdef CONFIG_SMP
|
2005-04-17 05:20:36 +07:00
|
|
|
static void set_ioapic_affinity_irq(unsigned int irq, cpumask_t cpumask)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
int pin;
|
|
|
|
struct irq_pin_list *entry = irq_2_pin + irq;
|
|
|
|
unsigned int apicid_value;
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-07 05:16:15 +07:00
|
|
|
cpumask_t tmp;
|
2008-08-20 10:50:05 +07:00
|
|
|
struct irq_desc *desc;
|
2008-06-08 18:07:18 +07:00
|
|
|
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-07 05:16:15 +07:00
|
|
|
cpus_and(tmp, cpumask, cpu_online_map);
|
|
|
|
if (cpus_empty(tmp))
|
|
|
|
tmp = TARGET_CPUS;
|
|
|
|
|
|
|
|
cpus_and(cpumask, tmp, CPU_MASK_ALL);
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
apicid_value = cpu_mask_to_apicid(cpumask);
|
|
|
|
/* Prepare to do the io_apic_write */
|
|
|
|
apicid_value = apicid_value << 24;
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
for (;;) {
|
|
|
|
pin = entry->pin;
|
|
|
|
if (pin == -1)
|
|
|
|
break;
|
|
|
|
io_apic_write(entry->apic, 0x10 + 1 + pin*2, apicid_value);
|
|
|
|
if (!entry->next)
|
|
|
|
break;
|
|
|
|
entry = irq_2_pin + entry->next;
|
|
|
|
}
|
2008-08-20 10:50:05 +07:00
|
|
|
desc = irq_to_desc(irq);
|
|
|
|
desc->affinity = cpumask;
|
2005-04-17 05:20:36 +07:00
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
}
|
|
|
|
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-07 05:16:15 +07:00
|
|
|
#endif /* CONFIG_SMP */
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
#ifndef CONFIG_SMP
|
2008-01-30 19:31:17 +07:00
|
|
|
void send_IPI_self(int vector)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
unsigned int cfg;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Wait for idle.
|
|
|
|
*/
|
|
|
|
apic_wait_icr_idle();
|
|
|
|
cfg = APIC_DM_FIXED | APIC_DEST_SELF | vector | APIC_DEST_LOGICAL;
|
|
|
|
/*
|
|
|
|
* Send the IPI. The write to APIC_ICR fires this off.
|
|
|
|
*/
|
x86: APIC: remove apic_write_around(); use alternatives
Use alternatives to select the workaround for the 11AP Pentium erratum
for the affected steppings on the fly rather than build time. Remove the
X86_GOOD_APIC configuration option and replace all the calls to
apic_write_around() with plain apic_write(), protecting accesses to the
ESR as appropriate due to the 3AP Pentium erratum. Remove
apic_read_around() and all its invocations altogether as not needed.
Remove apic_write_atomic() and all its implementing backends. The use of
ASM_OUTPUT2() is not strictly needed for input constraints, but I have
used it for readability's sake.
I had the feeling no one else was brave enough to do it, so I went ahead
and here it is. Verified by checking the generated assembly and tested
with both a 32-bit and a 64-bit configuration, also with the 11AP
"feature" forced on and verified with gdb on /proc/kcore to work as
expected (as an 11AP machines are quite hard to get hands on these days).
Some script complained about the use of "volatile", but apic_write() needs
it for the same reason and is effectively a replacement for writel(), so I
have disregarded it.
I am not sure what the policy wrt defconfig files is, they are generated
and there is risk of a conflict resulting from an unrelated change, so I
have left changes to them out. The option will get removed from them at
the next run.
Some testing with machines other than mine will be needed to avoid some
stupid mistake, but despite its volume, the change is not really that
intrusive, so I am fairly confident that because it works for me, it will
everywhere.
Signed-off-by: Maciej W. Rozycki <macro@linux-mips.org>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2008-07-17 01:15:30 +07:00
|
|
|
apic_write(APIC_ICR, cfg);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
#endif /* !CONFIG_SMP */
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* support for broken MP BIOSs, enables hand-redirection of PIRQ0-7 to
|
|
|
|
* specific CPU-side IRQs.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define MAX_PIRQS 8
|
|
|
|
static int pirq_entries [MAX_PIRQS];
|
|
|
|
static int pirqs_enabled;
|
|
|
|
int skip_ioapic_setup;
|
|
|
|
|
|
|
|
static int __init ioapic_pirq_setup(char *str)
|
|
|
|
{
|
|
|
|
int i, max;
|
|
|
|
int ints[MAX_PIRQS+1];
|
|
|
|
|
|
|
|
get_options(str, ARRAY_SIZE(ints), ints);
|
|
|
|
|
|
|
|
for (i = 0; i < MAX_PIRQS; i++)
|
|
|
|
pirq_entries[i] = -1;
|
|
|
|
|
|
|
|
pirqs_enabled = 1;
|
|
|
|
apic_printk(APIC_VERBOSE, KERN_INFO
|
|
|
|
"PIRQ redirection, working around broken MP-BIOS.\n");
|
|
|
|
max = MAX_PIRQS;
|
|
|
|
if (ints[0] < MAX_PIRQS)
|
|
|
|
max = ints[0];
|
|
|
|
|
|
|
|
for (i = 0; i < max; i++) {
|
|
|
|
apic_printk(APIC_VERBOSE, KERN_DEBUG
|
|
|
|
"... PIRQ%d -> IRQ %d\n", i, ints[i+1]);
|
|
|
|
/*
|
|
|
|
* PIRQs are mapped upside down, usually.
|
|
|
|
*/
|
|
|
|
pirq_entries[MAX_PIRQS-i-1] = ints[i+1];
|
|
|
|
}
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
__setup("pirq=", ioapic_pirq_setup);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Find the IRQ entry number of a certain pin.
|
|
|
|
*/
|
|
|
|
static int find_irq_entry(int apic, int pin, int type)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < mp_irq_entries; i++)
|
2008-05-14 22:03:17 +07:00
|
|
|
if (mp_irqs[i].mp_irqtype == type &&
|
|
|
|
(mp_irqs[i].mp_dstapic == mp_ioapics[apic].mp_apicid ||
|
|
|
|
mp_irqs[i].mp_dstapic == MP_APIC_ALL) &&
|
|
|
|
mp_irqs[i].mp_dstirq == pin)
|
2005-04-17 05:20:36 +07:00
|
|
|
return i;
|
|
|
|
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Find the pin to which IRQ[irq] (ISA) is connected
|
|
|
|
*/
|
2005-10-31 05:59:39 +07:00
|
|
|
static int __init find_isa_irq_pin(int irq, int type)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < mp_irq_entries; i++) {
|
2008-05-14 22:03:17 +07:00
|
|
|
int lbus = mp_irqs[i].mp_srcbus;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-03-20 18:54:18 +07:00
|
|
|
if (test_bit(lbus, mp_bus_not_pci) &&
|
2008-05-14 22:03:17 +07:00
|
|
|
(mp_irqs[i].mp_irqtype == type) &&
|
|
|
|
(mp_irqs[i].mp_srcbusirq == irq))
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-05-14 22:03:17 +07:00
|
|
|
return mp_irqs[i].mp_dstirq;
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
2005-10-31 05:59:39 +07:00
|
|
|
static int __init find_isa_irq_apic(int irq, int type)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < mp_irq_entries; i++) {
|
2008-05-14 22:03:17 +07:00
|
|
|
int lbus = mp_irqs[i].mp_srcbus;
|
2005-10-31 05:59:39 +07:00
|
|
|
|
2008-03-20 18:54:24 +07:00
|
|
|
if (test_bit(lbus, mp_bus_not_pci) &&
|
2008-05-14 22:03:17 +07:00
|
|
|
(mp_irqs[i].mp_irqtype == type) &&
|
|
|
|
(mp_irqs[i].mp_srcbusirq == irq))
|
2005-10-31 05:59:39 +07:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (i < mp_irq_entries) {
|
|
|
|
int apic;
|
2008-06-08 18:07:18 +07:00
|
|
|
for (apic = 0; apic < nr_ioapics; apic++) {
|
2008-05-14 22:03:17 +07:00
|
|
|
if (mp_ioapics[apic].mp_apicid == mp_irqs[i].mp_dstapic)
|
2005-10-31 05:59:39 +07:00
|
|
|
return apic;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* Find a specific PCI IRQ entry.
|
|
|
|
* Not an __init, possibly needed by modules
|
|
|
|
*/
|
|
|
|
static int pin_2_irq(int idx, int apic, int pin);
|
|
|
|
|
|
|
|
int IO_APIC_get_PCI_irq_vector(int bus, int slot, int pin)
|
|
|
|
{
|
|
|
|
int apic, i, best_guess = -1;
|
|
|
|
|
|
|
|
apic_printk(APIC_DEBUG, "querying PCI -> IRQ mapping bus:%d, "
|
|
|
|
"slot:%d, pin:%d.\n", bus, slot, pin);
|
2008-05-19 22:47:09 +07:00
|
|
|
if (test_bit(bus, mp_bus_not_pci)) {
|
2005-04-17 05:20:36 +07:00
|
|
|
printk(KERN_WARNING "PCI BIOS passed nonexistent PCI bus %d!\n", bus);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
for (i = 0; i < mp_irq_entries; i++) {
|
2008-05-14 22:03:17 +07:00
|
|
|
int lbus = mp_irqs[i].mp_srcbus;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
for (apic = 0; apic < nr_ioapics; apic++)
|
2008-05-14 22:03:17 +07:00
|
|
|
if (mp_ioapics[apic].mp_apicid == mp_irqs[i].mp_dstapic ||
|
|
|
|
mp_irqs[i].mp_dstapic == MP_APIC_ALL)
|
2005-04-17 05:20:36 +07:00
|
|
|
break;
|
|
|
|
|
2008-03-20 18:54:30 +07:00
|
|
|
if (!test_bit(lbus, mp_bus_not_pci) &&
|
2008-05-14 22:03:17 +07:00
|
|
|
!mp_irqs[i].mp_irqtype &&
|
2005-04-17 05:20:36 +07:00
|
|
|
(bus == lbus) &&
|
2008-05-14 22:03:17 +07:00
|
|
|
(slot == ((mp_irqs[i].mp_srcbusirq >> 2) & 0x1f))) {
|
2008-07-08 16:14:58 +07:00
|
|
|
int irq = pin_2_irq(i, apic, mp_irqs[i].mp_dstirq);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
if (!(apic || IO_APIC_IRQ(irq)))
|
|
|
|
continue;
|
|
|
|
|
2008-05-14 22:03:17 +07:00
|
|
|
if (pin == (mp_irqs[i].mp_srcbusirq & 3))
|
2005-04-17 05:20:36 +07:00
|
|
|
return irq;
|
|
|
|
/*
|
|
|
|
* Use the first all-but-pin matching entry as a
|
|
|
|
* best-guess fuzzy result for broken mptables.
|
|
|
|
*/
|
|
|
|
if (best_guess < 0)
|
|
|
|
best_guess = irq;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return best_guess;
|
|
|
|
}
|
2005-06-23 14:08:33 +07:00
|
|
|
EXPORT_SYMBOL(IO_APIC_get_PCI_irq_vector);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/*
|
2008-06-08 18:07:18 +07:00
|
|
|
* This function currently is only a helper for the i386 smp boot process where
|
2005-04-17 05:20:36 +07:00
|
|
|
* we need to reprogram the ioredtbls to cater for the cpus which have come online
|
|
|
|
* so mask in all cases should simply be TARGET_CPUS
|
|
|
|
*/
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-07 05:16:15 +07:00
|
|
|
#ifdef CONFIG_SMP
|
2005-04-17 05:20:36 +07:00
|
|
|
void __init setup_ioapic_dest(void)
|
|
|
|
{
|
|
|
|
int pin, ioapic, irq, irq_entry;
|
|
|
|
|
|
|
|
if (skip_ioapic_setup == 1)
|
|
|
|
return;
|
|
|
|
|
|
|
|
for (ioapic = 0; ioapic < nr_ioapics; ioapic++) {
|
|
|
|
for (pin = 0; pin < nr_ioapic_registers[ioapic]; pin++) {
|
|
|
|
irq_entry = find_irq_entry(ioapic, pin, mp_INT);
|
|
|
|
if (irq_entry == -1)
|
|
|
|
continue;
|
|
|
|
irq = pin_2_irq(irq_entry, ioapic, pin);
|
|
|
|
set_ioapic_affinity_irq(irq, TARGET_CPUS);
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
|
|
|
}
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-07 05:16:15 +07:00
|
|
|
#endif
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-03-20 18:55:02 +07:00
|
|
|
#if defined(CONFIG_EISA) || defined(CONFIG_MCA)
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* EISA Edge/Level control register, ELCR
|
|
|
|
*/
|
|
|
|
static int EISA_ELCR(unsigned int irq)
|
|
|
|
{
|
|
|
|
if (irq < 16) {
|
|
|
|
unsigned int port = 0x4d0 + (irq >> 3);
|
|
|
|
return (inb(port) >> (irq & 7)) & 1;
|
|
|
|
}
|
|
|
|
apic_printk(APIC_VERBOSE, KERN_INFO
|
|
|
|
"Broken MPtable reports ISA irq %d\n", irq);
|
|
|
|
return 0;
|
|
|
|
}
|
2008-03-20 18:55:02 +07:00
|
|
|
#endif
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-03-20 18:54:36 +07:00
|
|
|
/* ISA interrupts are always polarity zero edge triggered,
|
|
|
|
* when listed as conforming in the MP table. */
|
|
|
|
|
|
|
|
#define default_ISA_trigger(idx) (0)
|
|
|
|
#define default_ISA_polarity(idx) (0)
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/* EISA interrupts are always polarity zero and can be edge or level
|
|
|
|
* trigger depending on the ELCR value. If an interrupt is listed as
|
|
|
|
* EISA conforming in the MP table, that means its trigger type must
|
|
|
|
* be read in from the ELCR */
|
|
|
|
|
2008-05-14 22:03:17 +07:00
|
|
|
#define default_EISA_trigger(idx) (EISA_ELCR(mp_irqs[idx].mp_srcbusirq))
|
2008-03-20 18:54:36 +07:00
|
|
|
#define default_EISA_polarity(idx) default_ISA_polarity(idx)
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/* PCI interrupts are always polarity one level triggered,
|
|
|
|
* when listed as conforming in the MP table. */
|
|
|
|
|
|
|
|
#define default_PCI_trigger(idx) (1)
|
|
|
|
#define default_PCI_polarity(idx) (1)
|
|
|
|
|
|
|
|
/* MCA interrupts are always polarity zero level triggered,
|
|
|
|
* when listed as conforming in the MP table. */
|
|
|
|
|
|
|
|
#define default_MCA_trigger(idx) (1)
|
2008-03-20 18:54:36 +07:00
|
|
|
#define default_MCA_polarity(idx) default_ISA_polarity(idx)
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2007-11-17 13:05:28 +07:00
|
|
|
static int MPBIOS_polarity(int idx)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-05-14 22:03:17 +07:00
|
|
|
int bus = mp_irqs[idx].mp_srcbus;
|
2005-04-17 05:20:36 +07:00
|
|
|
int polarity;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Determine IRQ line polarity (high active or low active):
|
|
|
|
*/
|
2008-07-08 16:14:58 +07:00
|
|
|
switch (mp_irqs[idx].mp_irqflag & 3) {
|
2008-06-08 18:07:18 +07:00
|
|
|
case 0: /* conforms, ie. bus-type dependent polarity */
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-06-08 18:07:18 +07:00
|
|
|
polarity = test_bit(bus, mp_bus_not_pci)?
|
|
|
|
default_ISA_polarity(idx):
|
|
|
|
default_PCI_polarity(idx);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case 1: /* high active */
|
|
|
|
{
|
|
|
|
polarity = 0;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case 2: /* reserved */
|
|
|
|
{
|
|
|
|
printk(KERN_WARNING "broken BIOS!!\n");
|
|
|
|
polarity = 1;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case 3: /* low active */
|
|
|
|
{
|
|
|
|
polarity = 1;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
default: /* invalid */
|
|
|
|
{
|
|
|
|
printk(KERN_WARNING "broken BIOS!!\n");
|
|
|
|
polarity = 1;
|
|
|
|
break;
|
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
return polarity;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int MPBIOS_trigger(int idx)
|
|
|
|
{
|
2008-05-14 22:03:17 +07:00
|
|
|
int bus = mp_irqs[idx].mp_srcbus;
|
2005-04-17 05:20:36 +07:00
|
|
|
int trigger;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Determine IRQ trigger mode (edge or level sensitive):
|
|
|
|
*/
|
2008-07-08 16:14:58 +07:00
|
|
|
switch ((mp_irqs[idx].mp_irqflag>>2) & 3) {
|
2008-06-08 18:07:18 +07:00
|
|
|
case 0: /* conforms, ie. bus-type dependent */
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-06-08 18:07:18 +07:00
|
|
|
trigger = test_bit(bus, mp_bus_not_pci)?
|
|
|
|
default_ISA_trigger(idx):
|
|
|
|
default_PCI_trigger(idx);
|
2008-03-20 18:55:02 +07:00
|
|
|
#if defined(CONFIG_EISA) || defined(CONFIG_MCA)
|
2008-06-08 18:07:18 +07:00
|
|
|
switch (mp_bus_id_to_type[bus]) {
|
|
|
|
case MP_BUS_ISA: /* ISA pin */
|
|
|
|
{
|
|
|
|
/* set before the switch */
|
2005-04-17 05:20:36 +07:00
|
|
|
break;
|
|
|
|
}
|
2008-06-08 18:07:18 +07:00
|
|
|
case MP_BUS_EISA: /* EISA pin */
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-06-08 18:07:18 +07:00
|
|
|
trigger = default_EISA_trigger(idx);
|
2005-04-17 05:20:36 +07:00
|
|
|
break;
|
|
|
|
}
|
2008-06-08 18:07:18 +07:00
|
|
|
case MP_BUS_PCI: /* PCI pin */
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-06-08 18:07:18 +07:00
|
|
|
/* set before the switch */
|
2005-04-17 05:20:36 +07:00
|
|
|
break;
|
|
|
|
}
|
2008-06-08 18:07:18 +07:00
|
|
|
case MP_BUS_MCA: /* MCA pin */
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-06-08 18:07:18 +07:00
|
|
|
trigger = default_MCA_trigger(idx);
|
2005-04-17 05:20:36 +07:00
|
|
|
break;
|
|
|
|
}
|
2008-06-08 18:07:18 +07:00
|
|
|
default:
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
printk(KERN_WARNING "broken BIOS!!\n");
|
2008-06-08 18:07:18 +07:00
|
|
|
trigger = 1;
|
2005-04-17 05:20:36 +07:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
2008-06-08 18:07:18 +07:00
|
|
|
#endif
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case 1: /* edge */
|
|
|
|
{
|
|
|
|
trigger = 0;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case 2: /* reserved */
|
|
|
|
{
|
|
|
|
printk(KERN_WARNING "broken BIOS!!\n");
|
|
|
|
trigger = 1;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case 3: /* level */
|
|
|
|
{
|
|
|
|
trigger = 1;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
default: /* invalid */
|
|
|
|
{
|
|
|
|
printk(KERN_WARNING "broken BIOS!!\n");
|
|
|
|
trigger = 0;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
return trigger;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int irq_polarity(int idx)
|
|
|
|
{
|
|
|
|
return MPBIOS_polarity(idx);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int irq_trigger(int idx)
|
|
|
|
{
|
|
|
|
return MPBIOS_trigger(idx);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int pin_2_irq(int idx, int apic, int pin)
|
|
|
|
{
|
|
|
|
int irq, i;
|
2008-05-14 22:03:17 +07:00
|
|
|
int bus = mp_irqs[idx].mp_srcbus;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Debugging check, we are in big trouble if this message pops up!
|
|
|
|
*/
|
2008-05-14 22:03:17 +07:00
|
|
|
if (mp_irqs[idx].mp_dstirq != pin)
|
2005-04-17 05:20:36 +07:00
|
|
|
printk(KERN_ERR "broken BIOS or MPTABLE parser, ayiee!!\n");
|
|
|
|
|
2008-03-20 18:54:49 +07:00
|
|
|
if (test_bit(bus, mp_bus_not_pci))
|
2008-05-14 22:03:17 +07:00
|
|
|
irq = mp_irqs[idx].mp_srcbusirq;
|
2008-03-20 18:54:49 +07:00
|
|
|
else {
|
|
|
|
/*
|
|
|
|
* PCI IRQs are mapped in order
|
|
|
|
*/
|
|
|
|
i = irq = 0;
|
|
|
|
while (i < apic)
|
|
|
|
irq += nr_ioapic_registers[i++];
|
|
|
|
irq += pin;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-03-20 18:54:49 +07:00
|
|
|
/*
|
|
|
|
* For MPS mode, so far only needed by ES7000 platform
|
|
|
|
*/
|
|
|
|
if (ioapic_renumber_irq)
|
|
|
|
irq = ioapic_renumber_irq(apic, irq);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* PCI IRQ command line redirection. Yes, limits are hardcoded.
|
|
|
|
*/
|
|
|
|
if ((pin >= 16) && (pin <= 23)) {
|
|
|
|
if (pirq_entries[pin-16] != -1) {
|
|
|
|
if (!pirq_entries[pin-16]) {
|
|
|
|
apic_printk(APIC_VERBOSE, KERN_DEBUG
|
|
|
|
"disabling PIRQ%d\n", pin-16);
|
|
|
|
} else {
|
|
|
|
irq = pirq_entries[pin-16];
|
|
|
|
apic_printk(APIC_VERBOSE, KERN_DEBUG
|
|
|
|
"using PIRQ%d -> IRQ %d\n",
|
|
|
|
pin-16, irq);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return irq;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int IO_APIC_irq_trigger(int irq)
|
|
|
|
{
|
|
|
|
int apic, idx, pin;
|
|
|
|
|
|
|
|
for (apic = 0; apic < nr_ioapics; apic++) {
|
|
|
|
for (pin = 0; pin < nr_ioapic_registers[apic]; pin++) {
|
2008-06-08 18:07:18 +07:00
|
|
|
idx = find_irq_entry(apic, pin, mp_INT);
|
|
|
|
if ((idx != -1) && (irq == pin_2_irq(idx, apic, pin)))
|
2005-04-17 05:20:36 +07:00
|
|
|
return irq_trigger(idx);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
/*
|
|
|
|
* nonexistent IRQs are edge default
|
|
|
|
*/
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* irq_vectors is indexed by the sum of all RTEs in all I/O APICs. */
|
2008-08-20 10:50:02 +07:00
|
|
|
static u8 irq_vector_init_first __initdata = FIRST_DEVICE_VECTOR;
|
|
|
|
static u8 *irq_vector;
|
|
|
|
|
|
|
|
static void __init irq_vector_init_work(void *data)
|
|
|
|
{
|
|
|
|
struct dyn_array *da = data;
|
|
|
|
|
|
|
|
u8 *irq_vec;
|
|
|
|
|
|
|
|
irq_vec = *da->name;
|
|
|
|
|
|
|
|
irq_vec[0] = irq_vector_init_first;
|
|
|
|
}
|
|
|
|
|
|
|
|
DEFINE_DYN_ARRAY(irq_vector, sizeof(u8), nr_irqs, PAGE_SIZE, irq_vector_init_work);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2006-10-04 16:16:47 +07:00
|
|
|
static int __assign_irq_vector(int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-06-08 18:07:18 +07:00
|
|
|
static int current_vector = FIRST_DEVICE_VECTOR, current_offset;
|
2007-10-20 01:35:03 +07:00
|
|
|
int vector, offset;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-08-20 10:50:02 +07:00
|
|
|
BUG_ON((unsigned)irq >= nr_irqs);
|
2006-06-26 18:56:43 +07:00
|
|
|
|
2006-10-08 20:43:46 +07:00
|
|
|
if (irq_vector[irq] > 0)
|
|
|
|
return irq_vector[irq];
|
2006-10-04 16:16:47 +07:00
|
|
|
|
2006-06-26 18:56:43 +07:00
|
|
|
vector = current_vector;
|
2007-01-30 03:19:05 +07:00
|
|
|
offset = current_offset;
|
|
|
|
next:
|
|
|
|
vector += 8;
|
2008-04-16 03:36:56 +07:00
|
|
|
if (vector >= first_system_vector) {
|
2007-01-30 03:19:05 +07:00
|
|
|
offset = (offset + 1) % 8;
|
|
|
|
vector = FIRST_DEVICE_VECTOR + offset;
|
|
|
|
}
|
|
|
|
if (vector == current_vector)
|
|
|
|
return -ENOSPC;
|
2007-10-20 01:35:03 +07:00
|
|
|
if (test_and_set_bit(vector, used_vectors))
|
2007-01-30 03:19:05 +07:00
|
|
|
goto next;
|
|
|
|
|
|
|
|
current_vector = vector;
|
|
|
|
current_offset = offset;
|
2006-10-08 20:43:46 +07:00
|
|
|
irq_vector[irq] = vector;
|
2006-10-04 16:16:47 +07:00
|
|
|
|
|
|
|
return vector;
|
|
|
|
}
|
2006-06-26 18:56:43 +07:00
|
|
|
|
2006-10-04 16:16:47 +07:00
|
|
|
static int assign_irq_vector(int irq)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
int vector;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&vector_lock, flags);
|
|
|
|
vector = __assign_irq_vector(irq);
|
2006-06-26 18:57:16 +07:00
|
|
|
spin_unlock_irqrestore(&vector_lock, flags);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2006-06-26 18:56:43 +07:00
|
|
|
return vector;
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
2008-05-29 10:34:19 +07:00
|
|
|
|
2006-10-04 16:16:26 +07:00
|
|
|
static struct irq_chip ioapic_chip;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
#define IOAPIC_AUTO -1
|
|
|
|
#define IOAPIC_EDGE 0
|
|
|
|
#define IOAPIC_LEVEL 1
|
|
|
|
|
[PATCH] genirq: rename desc->handler to desc->chip
This patch-queue improves the generic IRQ layer to be truly generic, by adding
various abstractions and features to it, without impacting existing
functionality.
While the queue can be best described as "fix and improve everything in the
generic IRQ layer that we could think of", and thus it consists of many
smaller features and lots of cleanups, the one feature that stands out most is
the new 'irq chip' abstraction.
The irq-chip abstraction is about describing and coding and IRQ controller
driver by mapping its raw hardware capabilities [and quirks, if needed] in a
straightforward way, without having to think about "IRQ flow"
(level/edge/etc.) type of details.
This stands in contrast with the current 'irq-type' model of genirq
architectures, which 'mixes' raw hardware capabilities with 'flow' details.
The patchset supports both types of irq controller designs at once, and
converts i386 and x86_64 to the new irq-chip design.
As a bonus side-effect of the irq-chip approach, chained interrupt controllers
(master/slave PIC constructs, etc.) are now supported by design as well.
The end result of this patchset intends to be simpler architecture-level code
and more consolidation between architectures.
We reused many bits of code and many concepts from Russell King's ARM IRQ
layer, the merging of which was one of the motivations for this patchset.
This patch:
rename desc->handler to desc->chip.
Originally i did not want to do this, because it's a big patch. But having
both "desc->handler", "desc->handle_irq" and "action->handler" caused a
large degree of confusion and made the code appear alot less clean than it
truly is.
I have also attempted a dual approach as well by introducing a
desc->chip alias - but that just wasnt robust enough and broke
frequently.
So lets get over with this quickly. The conversion was done automatically
via scripts and converts all the code in the kernel.
This renaming patch is the first one amongst the patches, so that the
remaining patches can stay flexible and can be merged and split up
without having some big monolithic patch act as a merge barrier.
[akpm@osdl.org: build fix]
[akpm@osdl.org: another build fix]
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2006-06-29 16:24:36 +07:00
|
|
|
static void ioapic_register_intr(int irq, int vector, unsigned long trigger)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-08-20 10:50:05 +07:00
|
|
|
struct irq_desc *desc;
|
|
|
|
|
|
|
|
desc = irq_to_desc(irq);
|
2006-06-26 18:56:46 +07:00
|
|
|
if ((trigger == IOAPIC_AUTO && IO_APIC_irq_trigger(irq)) ||
|
2007-08-12 22:46:36 +07:00
|
|
|
trigger == IOAPIC_LEVEL) {
|
2008-08-20 10:50:05 +07:00
|
|
|
desc->status |= IRQ_LEVEL;
|
2006-10-17 14:10:03 +07:00
|
|
|
set_irq_chip_and_handler_name(irq, &ioapic_chip,
|
|
|
|
handle_fasteoi_irq, "fasteoi");
|
2007-08-12 22:46:36 +07:00
|
|
|
} else {
|
2008-08-20 10:50:05 +07:00
|
|
|
desc->status &= ~IRQ_LEVEL;
|
2006-10-17 14:10:03 +07:00
|
|
|
set_irq_chip_and_handler_name(irq, &ioapic_chip,
|
|
|
|
handle_edge_irq, "edge");
|
2007-08-12 22:46:36 +07:00
|
|
|
}
|
2006-10-04 16:16:47 +07:00
|
|
|
set_intr_gate(vector, interrupt[irq]);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __init setup_IO_APIC_irqs(void)
|
|
|
|
{
|
|
|
|
struct IO_APIC_route_entry entry;
|
|
|
|
int apic, pin, idx, irq, first_notcon = 1, vector;
|
|
|
|
|
|
|
|
apic_printk(APIC_VERBOSE, KERN_DEBUG "init IO_APIC IRQs\n");
|
|
|
|
|
|
|
|
for (apic = 0; apic < nr_ioapics; apic++) {
|
|
|
|
for (pin = 0; pin < nr_ioapic_registers[apic]; pin++) {
|
|
|
|
|
|
|
|
/*
|
|
|
|
* add it to the IO-APIC irq-routing table:
|
|
|
|
*/
|
2008-06-08 18:07:18 +07:00
|
|
|
memset(&entry, 0, sizeof(entry));
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
entry.delivery_mode = INT_DELIVERY_MODE;
|
|
|
|
entry.dest_mode = INT_DEST_MODE;
|
|
|
|
entry.mask = 0; /* enable IRQ */
|
2008-06-08 18:07:18 +07:00
|
|
|
entry.dest.logical.logical_dest =
|
2005-04-17 05:20:36 +07:00
|
|
|
cpu_mask_to_apicid(TARGET_CPUS);
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
idx = find_irq_entry(apic, pin, mp_INT);
|
2005-04-17 05:20:36 +07:00
|
|
|
if (idx == -1) {
|
|
|
|
if (first_notcon) {
|
|
|
|
apic_printk(APIC_VERBOSE, KERN_DEBUG
|
|
|
|
" IO-APIC (apicid-pin) %d-%d",
|
2008-05-14 22:03:10 +07:00
|
|
|
mp_ioapics[apic].mp_apicid,
|
2005-04-17 05:20:36 +07:00
|
|
|
pin);
|
|
|
|
first_notcon = 0;
|
|
|
|
} else
|
|
|
|
apic_printk(APIC_VERBOSE, ", %d-%d",
|
2008-05-14 22:03:10 +07:00
|
|
|
mp_ioapics[apic].mp_apicid, pin);
|
2005-04-17 05:20:36 +07:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
2007-10-17 23:04:41 +07:00
|
|
|
if (!first_notcon) {
|
|
|
|
apic_printk(APIC_VERBOSE, " not connected.\n");
|
|
|
|
first_notcon = 1;
|
|
|
|
}
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
entry.trigger = irq_trigger(idx);
|
|
|
|
entry.polarity = irq_polarity(idx);
|
|
|
|
|
|
|
|
if (irq_trigger(idx)) {
|
|
|
|
entry.trigger = 1;
|
|
|
|
entry.mask = 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
irq = pin_2_irq(idx, apic, pin);
|
|
|
|
/*
|
|
|
|
* skip adding the timer int on secondary nodes, which causes
|
|
|
|
* a small but painful rift in the time-space continuum
|
|
|
|
*/
|
|
|
|
if (multi_timer_check(apic, irq))
|
|
|
|
continue;
|
|
|
|
else
|
|
|
|
add_pin_to_irq(irq, apic, pin);
|
|
|
|
|
|
|
|
if (!apic && !IO_APIC_IRQ(irq))
|
|
|
|
continue;
|
|
|
|
|
|
|
|
if (IO_APIC_IRQ(irq)) {
|
|
|
|
vector = assign_irq_vector(irq);
|
|
|
|
entry.vector = vector;
|
|
|
|
ioapic_register_intr(irq, vector, IOAPIC_AUTO);
|
2008-06-08 18:07:18 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
if (!apic && (irq < 16))
|
|
|
|
disable_8259A_irq(irq);
|
|
|
|
}
|
2008-04-05 20:39:05 +07:00
|
|
|
ioapic_write_entry(apic, pin, entry);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!first_notcon)
|
|
|
|
apic_printk(APIC_VERBOSE, " not connected.\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
2008-05-28 03:19:34 +07:00
|
|
|
* Set up the timer pin, possibly with the 8259A-master behind.
|
2005-04-17 05:20:36 +07:00
|
|
|
*/
|
2008-05-28 03:19:34 +07:00
|
|
|
static void __init setup_timer_IRQ0_pin(unsigned int apic, unsigned int pin,
|
|
|
|
int vector)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
struct IO_APIC_route_entry entry;
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
memset(&entry, 0, sizeof(entry));
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* We use logical delivery to get the timer IRQ
|
|
|
|
* to the first CPU.
|
|
|
|
*/
|
|
|
|
entry.dest_mode = INT_DEST_MODE;
|
2008-05-28 03:19:45 +07:00
|
|
|
entry.mask = 1; /* mask IRQ now */
|
2005-04-17 05:20:36 +07:00
|
|
|
entry.dest.logical.logical_dest = cpu_mask_to_apicid(TARGET_CPUS);
|
|
|
|
entry.delivery_mode = INT_DELIVERY_MODE;
|
|
|
|
entry.polarity = 0;
|
|
|
|
entry.trigger = 0;
|
|
|
|
entry.vector = vector;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The timer IRQ doesn't have to know that behind the
|
2008-05-28 03:19:34 +07:00
|
|
|
* scene we may have a 8259A-master in AEOI mode ...
|
2005-04-17 05:20:36 +07:00
|
|
|
*/
|
2008-05-28 03:19:16 +07:00
|
|
|
ioapic_register_intr(0, vector, IOAPIC_EDGE);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Add it to the IO-APIC irq-routing table:
|
|
|
|
*/
|
2006-09-26 15:52:30 +07:00
|
|
|
ioapic_write_entry(apic, pin, entry);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
2008-07-21 06:52:49 +07:00
|
|
|
|
|
|
|
__apicdebuginit(void) print_IO_APIC(void)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
int apic, i;
|
|
|
|
union IO_APIC_reg_00 reg_00;
|
|
|
|
union IO_APIC_reg_01 reg_01;
|
|
|
|
union IO_APIC_reg_02 reg_02;
|
|
|
|
union IO_APIC_reg_03 reg_03;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
if (apic_verbosity == APIC_QUIET)
|
|
|
|
return;
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
printk(KERN_DEBUG "number of MP IRQ sources: %d.\n", mp_irq_entries);
|
2005-04-17 05:20:36 +07:00
|
|
|
for (i = 0; i < nr_ioapics; i++)
|
|
|
|
printk(KERN_DEBUG "number of IO-APIC #%d registers: %d.\n",
|
2008-05-14 22:03:10 +07:00
|
|
|
mp_ioapics[i].mp_apicid, nr_ioapic_registers[i]);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* We are a bit conservative about what we expect. We have to
|
|
|
|
* know about every hardware change ASAP.
|
|
|
|
*/
|
|
|
|
printk(KERN_INFO "testing the IO APIC.......................\n");
|
|
|
|
|
|
|
|
for (apic = 0; apic < nr_ioapics; apic++) {
|
|
|
|
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
reg_00.raw = io_apic_read(apic, 0);
|
|
|
|
reg_01.raw = io_apic_read(apic, 1);
|
|
|
|
if (reg_01.bits.version >= 0x10)
|
|
|
|
reg_02.raw = io_apic_read(apic, 2);
|
|
|
|
if (reg_01.bits.version >= 0x20)
|
|
|
|
reg_03.raw = io_apic_read(apic, 3);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
|
2008-05-14 22:03:10 +07:00
|
|
|
printk(KERN_DEBUG "IO APIC #%d......\n", mp_ioapics[apic].mp_apicid);
|
2005-04-17 05:20:36 +07:00
|
|
|
printk(KERN_DEBUG ".... register #00: %08X\n", reg_00.raw);
|
|
|
|
printk(KERN_DEBUG "....... : physical APIC id: %02X\n", reg_00.bits.ID);
|
|
|
|
printk(KERN_DEBUG "....... : Delivery Type: %X\n", reg_00.bits.delivery_type);
|
|
|
|
printk(KERN_DEBUG "....... : LTS : %X\n", reg_00.bits.LTS);
|
|
|
|
|
|
|
|
printk(KERN_DEBUG ".... register #01: %08X\n", reg_01.raw);
|
|
|
|
printk(KERN_DEBUG "....... : max redirection entries: %04X\n", reg_01.bits.entries);
|
|
|
|
|
|
|
|
printk(KERN_DEBUG "....... : PRQ implemented: %X\n", reg_01.bits.PRQ);
|
|
|
|
printk(KERN_DEBUG "....... : IO APIC version: %04X\n", reg_01.bits.version);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Some Intel chipsets with IO APIC VERSION of 0x1? don't have reg_02,
|
|
|
|
* but the value of reg_02 is read as the previous read register
|
|
|
|
* value, so ignore it if reg_02 == reg_01.
|
|
|
|
*/
|
|
|
|
if (reg_01.bits.version >= 0x10 && reg_02.raw != reg_01.raw) {
|
|
|
|
printk(KERN_DEBUG ".... register #02: %08X\n", reg_02.raw);
|
|
|
|
printk(KERN_DEBUG "....... : arbitration: %02X\n", reg_02.bits.arbitration);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Some Intel chipsets with IO APIC VERSION of 0x2? don't have reg_02
|
|
|
|
* or reg_03, but the value of reg_0[23] is read as the previous read
|
|
|
|
* register value, so ignore it if reg_03 == reg_0[12].
|
|
|
|
*/
|
|
|
|
if (reg_01.bits.version >= 0x20 && reg_03.raw != reg_02.raw &&
|
|
|
|
reg_03.raw != reg_01.raw) {
|
|
|
|
printk(KERN_DEBUG ".... register #03: %08X\n", reg_03.raw);
|
|
|
|
printk(KERN_DEBUG "....... : Boot DT : %X\n", reg_03.bits.boot_DT);
|
|
|
|
}
|
|
|
|
|
|
|
|
printk(KERN_DEBUG ".... IRQ redirection table:\n");
|
|
|
|
|
|
|
|
printk(KERN_DEBUG " NR Log Phy Mask Trig IRR Pol"
|
|
|
|
" Stat Dest Deli Vect: \n");
|
|
|
|
|
|
|
|
for (i = 0; i <= reg_01.bits.entries; i++) {
|
|
|
|
struct IO_APIC_route_entry entry;
|
|
|
|
|
2006-09-26 15:52:30 +07:00
|
|
|
entry = ioapic_read_entry(apic, i);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
printk(KERN_DEBUG " %02x %03X %02X ",
|
|
|
|
i,
|
|
|
|
entry.dest.logical.logical_dest,
|
|
|
|
entry.dest.physical.physical_dest
|
|
|
|
);
|
|
|
|
|
|
|
|
printk("%1d %1d %1d %1d %1d %1d %1d %02X\n",
|
|
|
|
entry.mask,
|
|
|
|
entry.trigger,
|
|
|
|
entry.irr,
|
|
|
|
entry.polarity,
|
|
|
|
entry.delivery_status,
|
|
|
|
entry.dest_mode,
|
|
|
|
entry.delivery_mode,
|
|
|
|
entry.vector
|
|
|
|
);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
printk(KERN_DEBUG "IRQ to pin mappings:\n");
|
2008-08-20 10:49:48 +07:00
|
|
|
for (i = 0; i < nr_irqs; i++) {
|
2005-04-17 05:20:36 +07:00
|
|
|
struct irq_pin_list *entry = irq_2_pin + i;
|
|
|
|
if (entry->pin < 0)
|
|
|
|
continue;
|
2006-10-04 16:16:47 +07:00
|
|
|
printk(KERN_DEBUG "IRQ%d ", i);
|
2005-04-17 05:20:36 +07:00
|
|
|
for (;;) {
|
|
|
|
printk("-> %d:%d", entry->apic, entry->pin);
|
|
|
|
if (!entry->next)
|
|
|
|
break;
|
|
|
|
entry = irq_2_pin + entry->next;
|
|
|
|
}
|
|
|
|
printk("\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
printk(KERN_INFO ".................................... done.\n");
|
|
|
|
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2008-07-21 06:52:49 +07:00
|
|
|
__apicdebuginit(void) print_APIC_bitfield(int base)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
unsigned int v;
|
|
|
|
int i, j;
|
|
|
|
|
|
|
|
if (apic_verbosity == APIC_QUIET)
|
|
|
|
return;
|
|
|
|
|
|
|
|
printk(KERN_DEBUG "0123456789abcdef0123456789abcdef\n" KERN_DEBUG);
|
|
|
|
for (i = 0; i < 8; i++) {
|
|
|
|
v = apic_read(base + i*0x10);
|
|
|
|
for (j = 0; j < 32; j++) {
|
|
|
|
if (v & (1<<j))
|
|
|
|
printk("1");
|
|
|
|
else
|
|
|
|
printk("0");
|
|
|
|
}
|
|
|
|
printk("\n");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-07-21 06:52:49 +07:00
|
|
|
__apicdebuginit(void) print_local_APIC(void *dummy)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
unsigned int v, ver, maxlvt;
|
2008-07-31 07:36:48 +07:00
|
|
|
u64 icr;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
if (apic_verbosity == APIC_QUIET)
|
|
|
|
return;
|
|
|
|
|
|
|
|
printk("\n" KERN_DEBUG "printing local APIC contents on CPU#%d/%d:\n",
|
|
|
|
smp_processor_id(), hard_smp_processor_id());
|
2008-06-05 21:35:10 +07:00
|
|
|
v = apic_read(APIC_ID);
|
2008-03-29 02:12:02 +07:00
|
|
|
printk(KERN_INFO "... APIC ID: %08x (%01x)\n", v,
|
2008-07-12 08:44:16 +07:00
|
|
|
GET_APIC_ID(v));
|
2005-04-17 05:20:36 +07:00
|
|
|
v = apic_read(APIC_LVR);
|
|
|
|
printk(KERN_INFO "... APIC VERSION: %08x\n", v);
|
|
|
|
ver = GET_APIC_VERSION(v);
|
2007-02-16 16:27:58 +07:00
|
|
|
maxlvt = lapic_get_maxlvt();
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
v = apic_read(APIC_TASKPRI);
|
|
|
|
printk(KERN_DEBUG "... APIC TASKPRI: %08x (%02x)\n", v, v & APIC_TPRI_MASK);
|
|
|
|
|
|
|
|
if (APIC_INTEGRATED(ver)) { /* !82489DX */
|
|
|
|
v = apic_read(APIC_ARBPRI);
|
|
|
|
printk(KERN_DEBUG "... APIC ARBPRI: %08x (%02x)\n", v,
|
|
|
|
v & APIC_ARBPRI_MASK);
|
|
|
|
v = apic_read(APIC_PROCPRI);
|
|
|
|
printk(KERN_DEBUG "... APIC PROCPRI: %08x\n", v);
|
|
|
|
}
|
|
|
|
|
|
|
|
v = apic_read(APIC_EOI);
|
|
|
|
printk(KERN_DEBUG "... APIC EOI: %08x\n", v);
|
|
|
|
v = apic_read(APIC_RRR);
|
|
|
|
printk(KERN_DEBUG "... APIC RRR: %08x\n", v);
|
|
|
|
v = apic_read(APIC_LDR);
|
|
|
|
printk(KERN_DEBUG "... APIC LDR: %08x\n", v);
|
|
|
|
v = apic_read(APIC_DFR);
|
|
|
|
printk(KERN_DEBUG "... APIC DFR: %08x\n", v);
|
|
|
|
v = apic_read(APIC_SPIV);
|
|
|
|
printk(KERN_DEBUG "... APIC SPIV: %08x\n", v);
|
|
|
|
|
|
|
|
printk(KERN_DEBUG "... APIC ISR field:\n");
|
|
|
|
print_APIC_bitfield(APIC_ISR);
|
|
|
|
printk(KERN_DEBUG "... APIC TMR field:\n");
|
|
|
|
print_APIC_bitfield(APIC_TMR);
|
|
|
|
printk(KERN_DEBUG "... APIC IRR field:\n");
|
|
|
|
print_APIC_bitfield(APIC_IRR);
|
|
|
|
|
|
|
|
if (APIC_INTEGRATED(ver)) { /* !82489DX */
|
|
|
|
if (maxlvt > 3) /* Due to the Pentium erratum 3AP. */
|
|
|
|
apic_write(APIC_ESR, 0);
|
|
|
|
v = apic_read(APIC_ESR);
|
|
|
|
printk(KERN_DEBUG "... APIC ESR: %08x\n", v);
|
|
|
|
}
|
|
|
|
|
2008-07-31 07:36:48 +07:00
|
|
|
icr = apic_icr_read();
|
|
|
|
printk(KERN_DEBUG "... APIC ICR: %08x\n", icr);
|
|
|
|
printk(KERN_DEBUG "... APIC ICR2: %08x\n", icr >> 32);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
v = apic_read(APIC_LVTT);
|
|
|
|
printk(KERN_DEBUG "... APIC LVTT: %08x\n", v);
|
|
|
|
|
|
|
|
if (maxlvt > 3) { /* PC is LVT#4. */
|
|
|
|
v = apic_read(APIC_LVTPC);
|
|
|
|
printk(KERN_DEBUG "... APIC LVTPC: %08x\n", v);
|
|
|
|
}
|
|
|
|
v = apic_read(APIC_LVT0);
|
|
|
|
printk(KERN_DEBUG "... APIC LVT0: %08x\n", v);
|
|
|
|
v = apic_read(APIC_LVT1);
|
|
|
|
printk(KERN_DEBUG "... APIC LVT1: %08x\n", v);
|
|
|
|
|
|
|
|
if (maxlvt > 2) { /* ERR is LVT#3. */
|
|
|
|
v = apic_read(APIC_LVTERR);
|
|
|
|
printk(KERN_DEBUG "... APIC LVTERR: %08x\n", v);
|
|
|
|
}
|
|
|
|
|
|
|
|
v = apic_read(APIC_TMICT);
|
|
|
|
printk(KERN_DEBUG "... APIC TMICT: %08x\n", v);
|
|
|
|
v = apic_read(APIC_TMCCT);
|
|
|
|
printk(KERN_DEBUG "... APIC TMCCT: %08x\n", v);
|
|
|
|
v = apic_read(APIC_TDCR);
|
|
|
|
printk(KERN_DEBUG "... APIC TDCR: %08x\n", v);
|
|
|
|
printk("\n");
|
|
|
|
}
|
|
|
|
|
2008-07-21 06:52:49 +07:00
|
|
|
__apicdebuginit(void) print_all_local_APICs(void)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2008-05-09 14:39:44 +07:00
|
|
|
on_each_cpu(print_local_APIC, NULL, 1);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
2008-07-21 06:52:49 +07:00
|
|
|
__apicdebuginit(void) print_PIC(void)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
unsigned int v;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
if (apic_verbosity == APIC_QUIET)
|
|
|
|
return;
|
|
|
|
|
|
|
|
printk(KERN_DEBUG "\nprinting PIC contents\n");
|
|
|
|
|
|
|
|
spin_lock_irqsave(&i8259A_lock, flags);
|
|
|
|
|
|
|
|
v = inb(0xa1) << 8 | inb(0x21);
|
|
|
|
printk(KERN_DEBUG "... PIC IMR: %04x\n", v);
|
|
|
|
|
|
|
|
v = inb(0xa0) << 8 | inb(0x20);
|
|
|
|
printk(KERN_DEBUG "... PIC IRR: %04x\n", v);
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
outb(0x0b, 0xa0);
|
|
|
|
outb(0x0b, 0x20);
|
2005-04-17 05:20:36 +07:00
|
|
|
v = inb(0xa0) << 8 | inb(0x20);
|
2008-06-08 18:07:18 +07:00
|
|
|
outb(0x0a, 0xa0);
|
|
|
|
outb(0x0a, 0x20);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
spin_unlock_irqrestore(&i8259A_lock, flags);
|
|
|
|
|
|
|
|
printk(KERN_DEBUG "... PIC ISR: %04x\n", v);
|
|
|
|
|
|
|
|
v = inb(0x4d1) << 8 | inb(0x4d0);
|
|
|
|
printk(KERN_DEBUG "... PIC ELCR: %04x\n", v);
|
|
|
|
}
|
|
|
|
|
2008-07-21 06:52:49 +07:00
|
|
|
__apicdebuginit(int) print_all_ICs(void)
|
|
|
|
{
|
|
|
|
print_PIC();
|
|
|
|
print_all_local_APICs();
|
|
|
|
print_IO_APIC();
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
fs_initcall(print_all_ICs);
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
static void __init enable_IO_APIC(void)
|
|
|
|
{
|
|
|
|
union IO_APIC_reg_01 reg_01;
|
2005-10-31 05:59:39 +07:00
|
|
|
int i8259_apic, i8259_pin;
|
|
|
|
int i, apic;
|
2005-04-17 05:20:36 +07:00
|
|
|
unsigned long flags;
|
|
|
|
|
2008-08-20 10:49:48 +07:00
|
|
|
for (i = 0; i < pin_map_size; i++) {
|
2005-04-17 05:20:36 +07:00
|
|
|
irq_2_pin[i].pin = -1;
|
|
|
|
irq_2_pin[i].next = 0;
|
|
|
|
}
|
|
|
|
if (!pirqs_enabled)
|
|
|
|
for (i = 0; i < MAX_PIRQS; i++)
|
|
|
|
pirq_entries[i] = -1;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The number of IO-APIC IRQ registers (== #pins):
|
|
|
|
*/
|
2005-10-31 05:59:39 +07:00
|
|
|
for (apic = 0; apic < nr_ioapics; apic++) {
|
2005-04-17 05:20:36 +07:00
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
2005-10-31 05:59:39 +07:00
|
|
|
reg_01.raw = io_apic_read(apic, 1);
|
2005-04-17 05:20:36 +07:00
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
2005-10-31 05:59:39 +07:00
|
|
|
nr_ioapic_registers[apic] = reg_01.bits.entries+1;
|
|
|
|
}
|
2008-06-08 18:07:18 +07:00
|
|
|
for (apic = 0; apic < nr_ioapics; apic++) {
|
2005-10-31 05:59:39 +07:00
|
|
|
int pin;
|
|
|
|
/* See if any of the pins is in ExtINT mode */
|
2006-01-12 04:46:06 +07:00
|
|
|
for (pin = 0; pin < nr_ioapic_registers[apic]; pin++) {
|
2005-10-31 05:59:39 +07:00
|
|
|
struct IO_APIC_route_entry entry;
|
2006-09-26 15:52:30 +07:00
|
|
|
entry = ioapic_read_entry(apic, pin);
|
2005-10-31 05:59:39 +07:00
|
|
|
|
|
|
|
|
|
|
|
/* If the interrupt line is enabled and in ExtInt mode
|
|
|
|
* I have found the pin where the i8259 is connected.
|
|
|
|
*/
|
|
|
|
if ((entry.mask == 0) && (entry.delivery_mode == dest_ExtINT)) {
|
|
|
|
ioapic_i8259.apic = apic;
|
|
|
|
ioapic_i8259.pin = pin;
|
|
|
|
goto found_i8259;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
found_i8259:
|
|
|
|
/* Look to see what if the MP table has reported the ExtINT */
|
|
|
|
/* If we could not find the appropriate pin by looking at the ioapic
|
|
|
|
* the i8259 probably is not connected the ioapic but give the
|
|
|
|
* mptable a chance anyway.
|
|
|
|
*/
|
|
|
|
i8259_pin = find_isa_irq_pin(0, mp_ExtINT);
|
|
|
|
i8259_apic = find_isa_irq_apic(0, mp_ExtINT);
|
|
|
|
/* Trust the MP table if nothing is setup in the hardware */
|
|
|
|
if ((ioapic_i8259.pin == -1) && (i8259_pin >= 0)) {
|
|
|
|
printk(KERN_WARNING "ExtINT not setup in hardware but reported by MP table\n");
|
|
|
|
ioapic_i8259.pin = i8259_pin;
|
|
|
|
ioapic_i8259.apic = i8259_apic;
|
|
|
|
}
|
|
|
|
/* Complain if the MP table and the hardware disagree */
|
|
|
|
if (((ioapic_i8259.apic != i8259_apic) || (ioapic_i8259.pin != i8259_pin)) &&
|
|
|
|
(i8259_pin >= 0) && (ioapic_i8259.pin >= 0))
|
|
|
|
{
|
|
|
|
printk(KERN_WARNING "ExtINT in hardware and MP table differ\n");
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Do not trust the IO-APIC being empty at bootup
|
|
|
|
*/
|
|
|
|
clear_IO_APIC();
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Not an __init, needed by the reboot code
|
|
|
|
*/
|
|
|
|
void disable_IO_APIC(void)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* Clear the IO-APIC before rebooting:
|
|
|
|
*/
|
|
|
|
clear_IO_APIC();
|
|
|
|
|
2005-06-26 04:57:44 +07:00
|
|
|
/*
|
2005-09-09 17:59:04 +07:00
|
|
|
* If the i8259 is routed through an IOAPIC
|
2005-06-26 04:57:44 +07:00
|
|
|
* Put that IOAPIC in virtual wire mode
|
2005-09-09 17:59:04 +07:00
|
|
|
* so legacy interrupts can be delivered.
|
2005-06-26 04:57:44 +07:00
|
|
|
*/
|
2005-10-31 05:59:39 +07:00
|
|
|
if (ioapic_i8259.pin != -1) {
|
2005-06-26 04:57:44 +07:00
|
|
|
struct IO_APIC_route_entry entry;
|
|
|
|
|
|
|
|
memset(&entry, 0, sizeof(entry));
|
|
|
|
entry.mask = 0; /* Enabled */
|
|
|
|
entry.trigger = 0; /* Edge */
|
|
|
|
entry.irr = 0;
|
|
|
|
entry.polarity = 0; /* High */
|
|
|
|
entry.delivery_status = 0;
|
|
|
|
entry.dest_mode = 0; /* Physical */
|
2005-10-31 05:59:39 +07:00
|
|
|
entry.delivery_mode = dest_ExtINT; /* ExtInt */
|
2005-06-26 04:57:44 +07:00
|
|
|
entry.vector = 0;
|
2008-07-12 08:44:16 +07:00
|
|
|
entry.dest.physical.physical_dest = read_apic_id();
|
2005-06-26 04:57:44 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Add it to the IO-APIC irq-routing table:
|
|
|
|
*/
|
2006-09-26 15:52:30 +07:00
|
|
|
ioapic_write_entry(ioapic_i8259.apic, ioapic_i8259.pin, entry);
|
2005-06-26 04:57:44 +07:00
|
|
|
}
|
2005-10-31 05:59:39 +07:00
|
|
|
disconnect_bsp_APIC(ioapic_i8259.pin != -1);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* function to set the IO-APIC physical IDs based on the
|
|
|
|
* values stored in the MPC table.
|
|
|
|
*
|
|
|
|
* by Matt Domsch <Matt_Domsch@dell.com> Tue Dec 21 12:25:05 CST 1999
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void __init setup_ioapic_ids_from_mpc(void)
|
|
|
|
{
|
|
|
|
union IO_APIC_reg_00 reg_00;
|
|
|
|
physid_mask_t phys_id_present_map;
|
|
|
|
int apic;
|
|
|
|
int i;
|
|
|
|
unsigned char old_id;
|
|
|
|
unsigned long flags;
|
|
|
|
|
2008-07-25 16:14:28 +07:00
|
|
|
if (x86_quirks->setup_ioapic_ids && x86_quirks->setup_ioapic_ids())
|
2008-06-09 08:31:54 +07:00
|
|
|
return;
|
|
|
|
|
2005-06-23 14:08:22 +07:00
|
|
|
/*
|
|
|
|
* Don't check I/O APIC IDs for xAPIC systems. They have
|
|
|
|
* no meaning without the serial APIC bus.
|
|
|
|
*/
|
2006-03-23 17:59:53 +07:00
|
|
|
if (!(boot_cpu_data.x86_vendor == X86_VENDOR_INTEL)
|
|
|
|
|| APIC_XAPIC(apic_version[boot_cpu_physical_apicid]))
|
2005-06-23 14:08:22 +07:00
|
|
|
return;
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* This is broken; anything with a real cpu count has to
|
|
|
|
* circumvent this idiocy regardless.
|
|
|
|
*/
|
|
|
|
phys_id_present_map = ioapic_phys_id_map(phys_cpu_present_map);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set the IOAPIC ID to the value stored in the MPC table.
|
|
|
|
*/
|
|
|
|
for (apic = 0; apic < nr_ioapics; apic++) {
|
|
|
|
|
|
|
|
/* Read the register 0 value */
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
reg_00.raw = io_apic_read(apic, 0);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
2008-06-08 18:07:18 +07:00
|
|
|
|
2008-05-14 22:03:10 +07:00
|
|
|
old_id = mp_ioapics[apic].mp_apicid;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-05-14 22:03:10 +07:00
|
|
|
if (mp_ioapics[apic].mp_apicid >= get_physical_broadcast()) {
|
2005-04-17 05:20:36 +07:00
|
|
|
printk(KERN_ERR "BIOS bug, IO-APIC#%d ID is %d in the MPC table!...\n",
|
2008-05-14 22:03:10 +07:00
|
|
|
apic, mp_ioapics[apic].mp_apicid);
|
2005-04-17 05:20:36 +07:00
|
|
|
printk(KERN_ERR "... fixing up to %d. (tell your hw vendor)\n",
|
|
|
|
reg_00.bits.ID);
|
2008-05-14 22:03:10 +07:00
|
|
|
mp_ioapics[apic].mp_apicid = reg_00.bits.ID;
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Sanity check, is the ID really free? Every APIC in a
|
|
|
|
* system must have a unique ID or we get lots of nice
|
|
|
|
* 'stuck on smp_invalidate_needed IPI wait' messages.
|
|
|
|
*/
|
|
|
|
if (check_apicid_used(phys_id_present_map,
|
2008-05-14 22:03:10 +07:00
|
|
|
mp_ioapics[apic].mp_apicid)) {
|
2005-04-17 05:20:36 +07:00
|
|
|
printk(KERN_ERR "BIOS bug, IO-APIC#%d ID %d is already used!...\n",
|
2008-05-14 22:03:10 +07:00
|
|
|
apic, mp_ioapics[apic].mp_apicid);
|
2005-04-17 05:20:36 +07:00
|
|
|
for (i = 0; i < get_physical_broadcast(); i++)
|
|
|
|
if (!physid_isset(i, phys_id_present_map))
|
|
|
|
break;
|
|
|
|
if (i >= get_physical_broadcast())
|
|
|
|
panic("Max APIC ID exceeded!\n");
|
|
|
|
printk(KERN_ERR "... fixing up to %d. (tell your hw vendor)\n",
|
|
|
|
i);
|
|
|
|
physid_set(i, phys_id_present_map);
|
2008-05-14 22:03:10 +07:00
|
|
|
mp_ioapics[apic].mp_apicid = i;
|
2005-04-17 05:20:36 +07:00
|
|
|
} else {
|
|
|
|
physid_mask_t tmp;
|
2008-05-14 22:03:10 +07:00
|
|
|
tmp = apicid_to_cpu_present(mp_ioapics[apic].mp_apicid);
|
2005-04-17 05:20:36 +07:00
|
|
|
apic_printk(APIC_VERBOSE, "Setting %d in the "
|
|
|
|
"phys_id_present_map\n",
|
2008-05-14 22:03:10 +07:00
|
|
|
mp_ioapics[apic].mp_apicid);
|
2005-04-17 05:20:36 +07:00
|
|
|
physids_or(phys_id_present_map, phys_id_present_map, tmp);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* We need to adjust the IRQ routing table
|
|
|
|
* if the ID changed.
|
|
|
|
*/
|
2008-05-14 22:03:10 +07:00
|
|
|
if (old_id != mp_ioapics[apic].mp_apicid)
|
2005-04-17 05:20:36 +07:00
|
|
|
for (i = 0; i < mp_irq_entries; i++)
|
2008-05-14 22:03:17 +07:00
|
|
|
if (mp_irqs[i].mp_dstapic == old_id)
|
|
|
|
mp_irqs[i].mp_dstapic
|
2008-05-14 22:03:10 +07:00
|
|
|
= mp_ioapics[apic].mp_apicid;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Read the right value from the MPC table and
|
|
|
|
* write it into the ID register.
|
2008-06-08 18:07:18 +07:00
|
|
|
*/
|
2005-04-17 05:20:36 +07:00
|
|
|
apic_printk(APIC_VERBOSE, KERN_INFO
|
|
|
|
"...changing IO-APIC physical APIC ID to %d ...",
|
2008-05-14 22:03:10 +07:00
|
|
|
mp_ioapics[apic].mp_apicid);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-05-14 22:03:10 +07:00
|
|
|
reg_00.bits.ID = mp_ioapics[apic].mp_apicid;
|
2005-04-17 05:20:36 +07:00
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
io_apic_write(apic, 0, reg_00.raw);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Sanity check
|
|
|
|
*/
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
reg_00.raw = io_apic_read(apic, 0);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
2008-05-14 22:03:10 +07:00
|
|
|
if (reg_00.bits.ID != mp_ioapics[apic].mp_apicid)
|
2005-04-17 05:20:36 +07:00
|
|
|
printk("could not set ID!\n");
|
|
|
|
else
|
|
|
|
apic_printk(APIC_VERBOSE, " ok.\n");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2007-02-13 19:26:21 +07:00
|
|
|
int no_timer_check __initdata;
|
2006-12-07 08:14:09 +07:00
|
|
|
|
|
|
|
static int __init notimercheck(char *s)
|
|
|
|
{
|
|
|
|
no_timer_check = 1;
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
__setup("no_timer_check", notimercheck);
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* There is a nasty bug in some older SMP boards, their mptable lies
|
|
|
|
* about the timer IRQ. We do the following to work around the situation:
|
|
|
|
*
|
|
|
|
* - timer IRQ defaults to IO-APIC IRQ
|
|
|
|
* - if this function detects that timer IRQs are defunct, then we fall
|
|
|
|
* back to ISA timer IRQs
|
|
|
|
*/
|
2007-07-21 22:10:29 +07:00
|
|
|
static int __init timer_irq_works(void)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
unsigned long t1 = jiffies;
|
x86: fix "Kernel panic - not syncing: IO-APIC + timer doesn't work!"
this is the tale of a full day spent debugging an ancient but elusive bug.
after booting up thousands of random .config kernels, i finally happened
to generate a .config that produced the following rare bootup failure
on 32-bit x86:
| ..TIMER: vector=0x31 apic1=0 pin1=2 apic2=-1 pin2=-1
| ..MP-BIOS bug: 8254 timer not connected to IO-APIC
| ...trying to set up timer (IRQ0) through the 8259A ... failed.
| ...trying to set up timer as Virtual Wire IRQ... failed.
| ...trying to set up timer as ExtINT IRQ... failed :(.
| Kernel panic - not syncing: IO-APIC + timer doesn't work! Boot with apic=debug
| and send a report. Then try booting with the 'noapic' option
this bug has been reported many times during the years, but it was never
reproduced nor fixed.
the bug that i hit was extremely sensitive to .config details.
First i did a .config-bisection - suspecting some .config detail.
That led to CONFIG_X86_MCE: enabling X86_MCE magically made the bug disappear
and the system would boot up just fine.
Debugging my way through the MCE code ended up identifying two unlikely
candidates: the thing that made a real difference to the hang was that
X86_MCE did two printks:
Intel machine check architecture supported.
Intel machine check reporting enabled on CPU#1.
Adding the same printks to a !CONFIG_X86_MCE kernel made the bug go away!
this left timing as the main suspect: i experimented with adding various
udelay()s to the arch/x86/kernel/io_apic_32.c:check_timer() function, and
the race window turned out to be narrower than 30 microseconds (!).
That made debugging especially funny, debugging without having printk
ability before the bug hits is ... interesting ;-)
eventually i started suspecting IRQ activities - those are pretty much the
only thing that happen this early during bootup and have the timescale of
a few dozen microseconds. Also, check_timer() changes the IRQ hardware
in various creative ways, so the main candidate became IRQ0 interaction.
i've added a counter to track timer irqs (on which core they arrived, at
what exact time, etc.) and found that no timer IRQ would arrive after the
bug condition hits - even if we re-enable IRQ0 and re-initialize the i8259A,
but that we'd get a small number of timer irqs right around the time when we
call the check_timer() function.
Eventually i got the following backtrace triggered from debug code in the
timer interrupt:
...trying to set up timer as Virtual Wire IRQ... failed.
...trying to set up timer as ExtINT IRQ...
Pid: 1, comm: swapper Not tainted (2.6.24-rc5 #57)
EIP: 0060:[<c044d57e>] EFLAGS: 00000246 CPU: 0
EIP is at _spin_unlock_irqrestore+0x5/0x1c
EAX: c0634178 EBX: 00000000 ECX: c4947d63 EDX: 00000246
ESI: 00000002 EDI: 00010031 EBP: c04e0f2e ESP: f7c41df4
DS: 007b ES: 007b FS: 00d8 GS: 0000 SS: 0068
CR0: 8005003b CR2: ffe04000 CR3: 00630000 CR4: 000006d0
DR0: 00000000 DR1: 00000000 DR2: 00000000 DR3: 00000000
DR6: ffff0ff0 DR7: 00000400
[<c05f5784>] setup_IO_APIC+0x9c3/0xc5c
the spin_unlock() was called from init_8259A(). Wait ... we have an IRQ0
entry while we are in the middle of setting up the local APIC, the i8259A
and the PIT??
That is certainly not how it's supposed to work! check_timer() was supposed
to be called with irqs turned off - but this eroded away sometime in the
past. This code would still work most of the time because this code runs
very quickly, but just the right timing conditions are present and IRQ0
hits in this small, ~30 usecs window, timer irqs stop and the system does
not boot up. Also, given how early this is during bootup, the hang is
very deterministic - but it would only occur on certain machines (and
certain configs).
The fix was quite simple: disable/restore interrupts properly in this
function. With that in place the test-system now boots up just fine.
(64-bit x86 io_apic_64.c had the same bug.)
Phew! One down, only 1500 other kernel bugs are left ;-)
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2007-12-19 00:05:58 +07:00
|
|
|
unsigned long flags;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2006-12-07 08:14:09 +07:00
|
|
|
if (no_timer_check)
|
|
|
|
return 1;
|
|
|
|
|
x86: fix "Kernel panic - not syncing: IO-APIC + timer doesn't work!"
this is the tale of a full day spent debugging an ancient but elusive bug.
after booting up thousands of random .config kernels, i finally happened
to generate a .config that produced the following rare bootup failure
on 32-bit x86:
| ..TIMER: vector=0x31 apic1=0 pin1=2 apic2=-1 pin2=-1
| ..MP-BIOS bug: 8254 timer not connected to IO-APIC
| ...trying to set up timer (IRQ0) through the 8259A ... failed.
| ...trying to set up timer as Virtual Wire IRQ... failed.
| ...trying to set up timer as ExtINT IRQ... failed :(.
| Kernel panic - not syncing: IO-APIC + timer doesn't work! Boot with apic=debug
| and send a report. Then try booting with the 'noapic' option
this bug has been reported many times during the years, but it was never
reproduced nor fixed.
the bug that i hit was extremely sensitive to .config details.
First i did a .config-bisection - suspecting some .config detail.
That led to CONFIG_X86_MCE: enabling X86_MCE magically made the bug disappear
and the system would boot up just fine.
Debugging my way through the MCE code ended up identifying two unlikely
candidates: the thing that made a real difference to the hang was that
X86_MCE did two printks:
Intel machine check architecture supported.
Intel machine check reporting enabled on CPU#1.
Adding the same printks to a !CONFIG_X86_MCE kernel made the bug go away!
this left timing as the main suspect: i experimented with adding various
udelay()s to the arch/x86/kernel/io_apic_32.c:check_timer() function, and
the race window turned out to be narrower than 30 microseconds (!).
That made debugging especially funny, debugging without having printk
ability before the bug hits is ... interesting ;-)
eventually i started suspecting IRQ activities - those are pretty much the
only thing that happen this early during bootup and have the timescale of
a few dozen microseconds. Also, check_timer() changes the IRQ hardware
in various creative ways, so the main candidate became IRQ0 interaction.
i've added a counter to track timer irqs (on which core they arrived, at
what exact time, etc.) and found that no timer IRQ would arrive after the
bug condition hits - even if we re-enable IRQ0 and re-initialize the i8259A,
but that we'd get a small number of timer irqs right around the time when we
call the check_timer() function.
Eventually i got the following backtrace triggered from debug code in the
timer interrupt:
...trying to set up timer as Virtual Wire IRQ... failed.
...trying to set up timer as ExtINT IRQ...
Pid: 1, comm: swapper Not tainted (2.6.24-rc5 #57)
EIP: 0060:[<c044d57e>] EFLAGS: 00000246 CPU: 0
EIP is at _spin_unlock_irqrestore+0x5/0x1c
EAX: c0634178 EBX: 00000000 ECX: c4947d63 EDX: 00000246
ESI: 00000002 EDI: 00010031 EBP: c04e0f2e ESP: f7c41df4
DS: 007b ES: 007b FS: 00d8 GS: 0000 SS: 0068
CR0: 8005003b CR2: ffe04000 CR3: 00630000 CR4: 000006d0
DR0: 00000000 DR1: 00000000 DR2: 00000000 DR3: 00000000
DR6: ffff0ff0 DR7: 00000400
[<c05f5784>] setup_IO_APIC+0x9c3/0xc5c
the spin_unlock() was called from init_8259A(). Wait ... we have an IRQ0
entry while we are in the middle of setting up the local APIC, the i8259A
and the PIT??
That is certainly not how it's supposed to work! check_timer() was supposed
to be called with irqs turned off - but this eroded away sometime in the
past. This code would still work most of the time because this code runs
very quickly, but just the right timing conditions are present and IRQ0
hits in this small, ~30 usecs window, timer irqs stop and the system does
not boot up. Also, given how early this is during bootup, the hang is
very deterministic - but it would only occur on certain machines (and
certain configs).
The fix was quite simple: disable/restore interrupts properly in this
function. With that in place the test-system now boots up just fine.
(64-bit x86 io_apic_64.c had the same bug.)
Phew! One down, only 1500 other kernel bugs are left ;-)
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2007-12-19 00:05:58 +07:00
|
|
|
local_save_flags(flags);
|
2005-04-17 05:20:36 +07:00
|
|
|
local_irq_enable();
|
|
|
|
/* Let ten ticks pass... */
|
|
|
|
mdelay((10 * 1000) / HZ);
|
x86: fix "Kernel panic - not syncing: IO-APIC + timer doesn't work!"
this is the tale of a full day spent debugging an ancient but elusive bug.
after booting up thousands of random .config kernels, i finally happened
to generate a .config that produced the following rare bootup failure
on 32-bit x86:
| ..TIMER: vector=0x31 apic1=0 pin1=2 apic2=-1 pin2=-1
| ..MP-BIOS bug: 8254 timer not connected to IO-APIC
| ...trying to set up timer (IRQ0) through the 8259A ... failed.
| ...trying to set up timer as Virtual Wire IRQ... failed.
| ...trying to set up timer as ExtINT IRQ... failed :(.
| Kernel panic - not syncing: IO-APIC + timer doesn't work! Boot with apic=debug
| and send a report. Then try booting with the 'noapic' option
this bug has been reported many times during the years, but it was never
reproduced nor fixed.
the bug that i hit was extremely sensitive to .config details.
First i did a .config-bisection - suspecting some .config detail.
That led to CONFIG_X86_MCE: enabling X86_MCE magically made the bug disappear
and the system would boot up just fine.
Debugging my way through the MCE code ended up identifying two unlikely
candidates: the thing that made a real difference to the hang was that
X86_MCE did two printks:
Intel machine check architecture supported.
Intel machine check reporting enabled on CPU#1.
Adding the same printks to a !CONFIG_X86_MCE kernel made the bug go away!
this left timing as the main suspect: i experimented with adding various
udelay()s to the arch/x86/kernel/io_apic_32.c:check_timer() function, and
the race window turned out to be narrower than 30 microseconds (!).
That made debugging especially funny, debugging without having printk
ability before the bug hits is ... interesting ;-)
eventually i started suspecting IRQ activities - those are pretty much the
only thing that happen this early during bootup and have the timescale of
a few dozen microseconds. Also, check_timer() changes the IRQ hardware
in various creative ways, so the main candidate became IRQ0 interaction.
i've added a counter to track timer irqs (on which core they arrived, at
what exact time, etc.) and found that no timer IRQ would arrive after the
bug condition hits - even if we re-enable IRQ0 and re-initialize the i8259A,
but that we'd get a small number of timer irqs right around the time when we
call the check_timer() function.
Eventually i got the following backtrace triggered from debug code in the
timer interrupt:
...trying to set up timer as Virtual Wire IRQ... failed.
...trying to set up timer as ExtINT IRQ...
Pid: 1, comm: swapper Not tainted (2.6.24-rc5 #57)
EIP: 0060:[<c044d57e>] EFLAGS: 00000246 CPU: 0
EIP is at _spin_unlock_irqrestore+0x5/0x1c
EAX: c0634178 EBX: 00000000 ECX: c4947d63 EDX: 00000246
ESI: 00000002 EDI: 00010031 EBP: c04e0f2e ESP: f7c41df4
DS: 007b ES: 007b FS: 00d8 GS: 0000 SS: 0068
CR0: 8005003b CR2: ffe04000 CR3: 00630000 CR4: 000006d0
DR0: 00000000 DR1: 00000000 DR2: 00000000 DR3: 00000000
DR6: ffff0ff0 DR7: 00000400
[<c05f5784>] setup_IO_APIC+0x9c3/0xc5c
the spin_unlock() was called from init_8259A(). Wait ... we have an IRQ0
entry while we are in the middle of setting up the local APIC, the i8259A
and the PIT??
That is certainly not how it's supposed to work! check_timer() was supposed
to be called with irqs turned off - but this eroded away sometime in the
past. This code would still work most of the time because this code runs
very quickly, but just the right timing conditions are present and IRQ0
hits in this small, ~30 usecs window, timer irqs stop and the system does
not boot up. Also, given how early this is during bootup, the hang is
very deterministic - but it would only occur on certain machines (and
certain configs).
The fix was quite simple: disable/restore interrupts properly in this
function. With that in place the test-system now boots up just fine.
(64-bit x86 io_apic_64.c had the same bug.)
Phew! One down, only 1500 other kernel bugs are left ;-)
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2007-12-19 00:05:58 +07:00
|
|
|
local_irq_restore(flags);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Expect a few ticks at least, to be sure some possible
|
|
|
|
* glue logic does not lock up after one or two first
|
|
|
|
* ticks in a non-ExtINT mode. Also the local APIC
|
|
|
|
* might have cached one ExtINT interrupt. Finally, at
|
|
|
|
* least one tick may be lost due to delays.
|
|
|
|
*/
|
2008-01-30 19:32:19 +07:00
|
|
|
if (time_after(jiffies, t1 + 4))
|
2005-04-17 05:20:36 +07:00
|
|
|
return 1;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* In the SMP+IOAPIC case it might happen that there are an unspecified
|
|
|
|
* number of pending IRQ events unhandled. These cases are very rare,
|
|
|
|
* so we 'resend' these IRQs via IPIs, to the same CPU. It's much
|
|
|
|
* better to do it this way as thus we do not have to be aware of
|
|
|
|
* 'pending' interrupts in the IRQ path, except at this point.
|
|
|
|
*/
|
|
|
|
/*
|
|
|
|
* Edge triggered needs to resend any interrupt
|
|
|
|
* that was delayed but this is now handled in the device
|
|
|
|
* independent code.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
2006-10-04 16:16:26 +07:00
|
|
|
* Startup quirk:
|
|
|
|
*
|
2005-04-17 05:20:36 +07:00
|
|
|
* Starting up a edge-triggered IO-APIC interrupt is
|
|
|
|
* nasty - we need to make sure that we get the edge.
|
|
|
|
* If it is already asserted for some reason, we need
|
|
|
|
* return 1 to indicate that is was pending.
|
|
|
|
*
|
|
|
|
* This is not complete - we should be able to fake
|
|
|
|
* an edge even if it isn't on the 8259A...
|
2006-10-04 16:16:26 +07:00
|
|
|
*
|
|
|
|
* (We do this for level-triggered IRQs too - it cannot hurt.)
|
2005-04-17 05:20:36 +07:00
|
|
|
*/
|
2006-10-04 16:16:26 +07:00
|
|
|
static unsigned int startup_ioapic_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
int was_pending = 0;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
if (irq < 16) {
|
|
|
|
disable_8259A_irq(irq);
|
|
|
|
if (i8259A_irq_pending(irq))
|
|
|
|
was_pending = 1;
|
|
|
|
}
|
|
|
|
__unmask_IO_APIC_irq(irq);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
|
|
|
|
return was_pending;
|
|
|
|
}
|
|
|
|
|
2006-10-04 16:16:26 +07:00
|
|
|
static void ack_ioapic_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2006-10-04 16:16:47 +07:00
|
|
|
move_native_irq(irq);
|
2005-04-17 05:20:36 +07:00
|
|
|
ack_APIC_irq();
|
|
|
|
}
|
|
|
|
|
2006-10-04 16:16:26 +07:00
|
|
|
static void ack_ioapic_quirk_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
unsigned long v;
|
|
|
|
int i;
|
|
|
|
|
2006-10-04 16:16:47 +07:00
|
|
|
move_native_irq(irq);
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* It appears there is an erratum which affects at least version 0x11
|
|
|
|
* of I/O APIC (that's the 82093AA and cores integrated into various
|
|
|
|
* chipsets). Under certain conditions a level-triggered interrupt is
|
|
|
|
* erroneously delivered as edge-triggered one but the respective IRR
|
|
|
|
* bit gets set nevertheless. As a result the I/O unit expects an EOI
|
|
|
|
* message but it will never arrive and further interrupts are blocked
|
|
|
|
* from the source. The exact reason is so far unknown, but the
|
|
|
|
* phenomenon was observed when two consecutive interrupt requests
|
|
|
|
* from a given source get delivered to the same CPU and the source is
|
|
|
|
* temporarily disabled in between.
|
|
|
|
*
|
|
|
|
* A workaround is to simulate an EOI message manually. We achieve it
|
|
|
|
* by setting the trigger mode to edge and then to level when the edge
|
|
|
|
* trigger mode gets detected in the TMR of a local APIC for a
|
|
|
|
* level-triggered interrupt. We mask the source for the time of the
|
|
|
|
* operation to prevent an edge-triggered interrupt escaping meanwhile.
|
|
|
|
* The idea is from Manfred Spraul. --macro
|
|
|
|
*/
|
2006-10-08 20:43:46 +07:00
|
|
|
i = irq_vector[irq];
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
v = apic_read(APIC_TMR + ((i & ~0x1f) >> 1));
|
|
|
|
|
|
|
|
ack_APIC_irq();
|
|
|
|
|
|
|
|
if (!(v & (1 << (i & 0x1f)))) {
|
|
|
|
atomic_inc(&irq_mis_count);
|
|
|
|
spin_lock(&ioapic_lock);
|
|
|
|
__mask_and_edge_IO_APIC_irq(irq);
|
|
|
|
__unmask_and_level_IO_APIC_irq(irq);
|
|
|
|
spin_unlock(&ioapic_lock);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-10-04 16:16:47 +07:00
|
|
|
static int ioapic_retrigger_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2006-10-08 20:43:46 +07:00
|
|
|
send_IPI_self(irq_vector[irq]);
|
2006-06-29 16:24:44 +07:00
|
|
|
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
2006-10-04 16:16:26 +07:00
|
|
|
static struct irq_chip ioapic_chip __read_mostly = {
|
|
|
|
.name = "IO-APIC",
|
2006-10-04 16:16:47 +07:00
|
|
|
.startup = startup_ioapic_irq,
|
|
|
|
.mask = mask_IO_APIC_irq,
|
|
|
|
.unmask = unmask_IO_APIC_irq,
|
|
|
|
.ack = ack_ioapic_irq,
|
|
|
|
.eoi = ack_ioapic_quirk_irq,
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-07 05:16:15 +07:00
|
|
|
#ifdef CONFIG_SMP
|
2006-10-04 16:16:47 +07:00
|
|
|
.set_affinity = set_ioapic_affinity_irq,
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-07 05:16:15 +07:00
|
|
|
#endif
|
2006-10-04 16:16:47 +07:00
|
|
|
.retrigger = ioapic_retrigger_irq,
|
2005-04-17 05:20:36 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
static inline void init_IO_APIC_traps(void)
|
|
|
|
{
|
|
|
|
int irq;
|
2008-08-20 10:50:05 +07:00
|
|
|
struct irq_desc *desc;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* NOTE! The local APIC isn't very good at handling
|
|
|
|
* multiple interrupts at the same interrupt level.
|
|
|
|
* As the interrupt level is determined by taking the
|
|
|
|
* vector number and shifting that right by 4, we
|
|
|
|
* want to spread these out a bit so that they don't
|
|
|
|
* all fall in the same interrupt level.
|
|
|
|
*
|
|
|
|
* Also, we've got to be careful not to trash gate
|
|
|
|
* 0x80, because int 0x80 is hm, kind of importantish. ;)
|
|
|
|
*/
|
2008-08-20 10:49:48 +07:00
|
|
|
for (irq = 0; irq < nr_irqs ; irq++) {
|
2008-04-05 20:39:07 +07:00
|
|
|
if (IO_APIC_IRQ(irq) && !irq_vector[irq]) {
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* Hmm.. We don't have an entry for this,
|
|
|
|
* so default to an old-fashioned 8259
|
|
|
|
* interrupt if we can..
|
|
|
|
*/
|
|
|
|
if (irq < 16)
|
|
|
|
make_8259A_irq(irq);
|
2008-08-20 10:50:05 +07:00
|
|
|
else {
|
|
|
|
desc = irq_to_desc(irq);
|
2005-04-17 05:20:36 +07:00
|
|
|
/* Strange. Oh, well.. */
|
2008-08-20 10:50:05 +07:00
|
|
|
desc->chip = &no_irq_chip;
|
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-10-04 16:16:26 +07:00
|
|
|
/*
|
|
|
|
* The local APIC irq-chip implementation:
|
|
|
|
*/
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-07-12 01:35:17 +07:00
|
|
|
static void ack_lapic_irq(unsigned int irq)
|
2006-10-04 16:16:26 +07:00
|
|
|
{
|
|
|
|
ack_APIC_irq();
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
static void mask_lapic_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
unsigned long v;
|
|
|
|
|
|
|
|
v = apic_read(APIC_LVT0);
|
x86: APIC: remove apic_write_around(); use alternatives
Use alternatives to select the workaround for the 11AP Pentium erratum
for the affected steppings on the fly rather than build time. Remove the
X86_GOOD_APIC configuration option and replace all the calls to
apic_write_around() with plain apic_write(), protecting accesses to the
ESR as appropriate due to the 3AP Pentium erratum. Remove
apic_read_around() and all its invocations altogether as not needed.
Remove apic_write_atomic() and all its implementing backends. The use of
ASM_OUTPUT2() is not strictly needed for input constraints, but I have
used it for readability's sake.
I had the feeling no one else was brave enough to do it, so I went ahead
and here it is. Verified by checking the generated assembly and tested
with both a 32-bit and a 64-bit configuration, also with the 11AP
"feature" forced on and verified with gdb on /proc/kcore to work as
expected (as an 11AP machines are quite hard to get hands on these days).
Some script complained about the use of "volatile", but apic_write() needs
it for the same reason and is effectively a replacement for writel(), so I
have disregarded it.
I am not sure what the policy wrt defconfig files is, they are generated
and there is risk of a conflict resulting from an unrelated change, so I
have left changes to them out. The option will get removed from them at
the next run.
Some testing with machines other than mine will be needed to avoid some
stupid mistake, but despite its volume, the change is not really that
intrusive, so I am fairly confident that because it works for me, it will
everywhere.
Signed-off-by: Maciej W. Rozycki <macro@linux-mips.org>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2008-07-17 01:15:30 +07:00
|
|
|
apic_write(APIC_LVT0, v | APIC_LVT_MASKED);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
static void unmask_lapic_irq(unsigned int irq)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2006-10-04 16:16:26 +07:00
|
|
|
unsigned long v;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2006-10-04 16:16:26 +07:00
|
|
|
v = apic_read(APIC_LVT0);
|
x86: APIC: remove apic_write_around(); use alternatives
Use alternatives to select the workaround for the 11AP Pentium erratum
for the affected steppings on the fly rather than build time. Remove the
X86_GOOD_APIC configuration option and replace all the calls to
apic_write_around() with plain apic_write(), protecting accesses to the
ESR as appropriate due to the 3AP Pentium erratum. Remove
apic_read_around() and all its invocations altogether as not needed.
Remove apic_write_atomic() and all its implementing backends. The use of
ASM_OUTPUT2() is not strictly needed for input constraints, but I have
used it for readability's sake.
I had the feeling no one else was brave enough to do it, so I went ahead
and here it is. Verified by checking the generated assembly and tested
with both a 32-bit and a 64-bit configuration, also with the 11AP
"feature" forced on and verified with gdb on /proc/kcore to work as
expected (as an 11AP machines are quite hard to get hands on these days).
Some script complained about the use of "volatile", but apic_write() needs
it for the same reason and is effectively a replacement for writel(), so I
have disregarded it.
I am not sure what the policy wrt defconfig files is, they are generated
and there is risk of a conflict resulting from an unrelated change, so I
have left changes to them out. The option will get removed from them at
the next run.
Some testing with machines other than mine will be needed to avoid some
stupid mistake, but despite its volume, the change is not really that
intrusive, so I am fairly confident that because it works for me, it will
everywhere.
Signed-off-by: Maciej W. Rozycki <macro@linux-mips.org>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2008-07-17 01:15:30 +07:00
|
|
|
apic_write(APIC_LVT0, v & ~APIC_LVT_MASKED);
|
2006-10-04 16:16:26 +07:00
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2006-10-04 16:16:26 +07:00
|
|
|
static struct irq_chip lapic_chip __read_mostly = {
|
2008-05-28 03:19:09 +07:00
|
|
|
.name = "local-APIC",
|
2006-10-04 16:16:26 +07:00
|
|
|
.mask = mask_lapic_irq,
|
|
|
|
.unmask = unmask_lapic_irq,
|
2008-07-12 01:35:17 +07:00
|
|
|
.ack = ack_lapic_irq,
|
2005-04-17 05:20:36 +07:00
|
|
|
};
|
|
|
|
|
2008-07-12 01:35:17 +07:00
|
|
|
static void lapic_register_intr(int irq, int vector)
|
|
|
|
{
|
2008-08-20 10:50:05 +07:00
|
|
|
struct irq_desc *desc;
|
|
|
|
|
|
|
|
desc = irq_to_desc(irq);
|
|
|
|
desc->status &= ~IRQ_LEVEL;
|
2008-07-12 01:35:17 +07:00
|
|
|
set_irq_chip_and_handler_name(irq, &lapic_chip, handle_edge_irq,
|
|
|
|
"edge");
|
|
|
|
set_intr_gate(vector, interrupt[irq]);
|
|
|
|
}
|
|
|
|
|
2008-01-30 19:31:24 +07:00
|
|
|
static void __init setup_nmi(void)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
/*
|
2008-06-08 18:07:18 +07:00
|
|
|
* Dirty trick to enable the NMI watchdog ...
|
2005-04-17 05:20:36 +07:00
|
|
|
* We put the 8259A master into AEOI mode and
|
|
|
|
* unmask on all local APICs LVT0 as NMI.
|
|
|
|
*
|
|
|
|
* The idea to use the 8259A in AEOI mode ('8259A Virtual Wire')
|
|
|
|
* is from Maciej W. Rozycki - so we do not have to EOI from
|
|
|
|
* the NMI handler or the timer interrupt.
|
2008-06-08 18:07:18 +07:00
|
|
|
*/
|
2005-04-17 05:20:36 +07:00
|
|
|
apic_printk(APIC_VERBOSE, KERN_INFO "activating NMI Watchdog ...");
|
|
|
|
|
2008-01-30 19:31:24 +07:00
|
|
|
enable_NMI_through_LVT0();
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
apic_printk(APIC_VERBOSE, " done.\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This looks a bit hackish but it's about the only one way of sending
|
|
|
|
* a few INTA cycles to 8259As and any associated glue logic. ICR does
|
|
|
|
* not support the ExtINT mode, unfortunately. We need to send these
|
|
|
|
* cycles as some i82489DX-based boards have glue logic that keeps the
|
|
|
|
* 8259A interrupt line asserted until INTA. --macro
|
|
|
|
*/
|
2008-04-12 22:41:12 +07:00
|
|
|
static inline void __init unlock_ExtINT_logic(void)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2005-10-31 05:59:39 +07:00
|
|
|
int apic, pin, i;
|
2005-04-17 05:20:36 +07:00
|
|
|
struct IO_APIC_route_entry entry0, entry1;
|
|
|
|
unsigned char save_control, save_freq_select;
|
|
|
|
|
2005-10-31 05:59:39 +07:00
|
|
|
pin = find_isa_irq_pin(8, mp_INT);
|
2006-12-07 08:14:11 +07:00
|
|
|
if (pin == -1) {
|
|
|
|
WARN_ON_ONCE(1);
|
|
|
|
return;
|
|
|
|
}
|
2005-10-31 05:59:39 +07:00
|
|
|
apic = find_isa_irq_apic(8, mp_INT);
|
2006-12-07 08:14:11 +07:00
|
|
|
if (apic == -1) {
|
|
|
|
WARN_ON_ONCE(1);
|
2005-04-17 05:20:36 +07:00
|
|
|
return;
|
2006-12-07 08:14:11 +07:00
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2006-09-26 15:52:30 +07:00
|
|
|
entry0 = ioapic_read_entry(apic, pin);
|
2005-10-31 05:59:39 +07:00
|
|
|
clear_IO_APIC_pin(apic, pin);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
memset(&entry1, 0, sizeof(entry1));
|
|
|
|
|
|
|
|
entry1.dest_mode = 0; /* physical delivery */
|
|
|
|
entry1.mask = 0; /* unmask IRQ now */
|
|
|
|
entry1.dest.physical.physical_dest = hard_smp_processor_id();
|
|
|
|
entry1.delivery_mode = dest_ExtINT;
|
|
|
|
entry1.polarity = entry0.polarity;
|
|
|
|
entry1.trigger = 0;
|
|
|
|
entry1.vector = 0;
|
|
|
|
|
2006-09-26 15:52:30 +07:00
|
|
|
ioapic_write_entry(apic, pin, entry1);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
save_control = CMOS_READ(RTC_CONTROL);
|
|
|
|
save_freq_select = CMOS_READ(RTC_FREQ_SELECT);
|
|
|
|
CMOS_WRITE((save_freq_select & ~RTC_RATE_SELECT) | 0x6,
|
|
|
|
RTC_FREQ_SELECT);
|
|
|
|
CMOS_WRITE(save_control | RTC_PIE, RTC_CONTROL);
|
|
|
|
|
|
|
|
i = 100;
|
|
|
|
while (i-- > 0) {
|
|
|
|
mdelay(10);
|
|
|
|
if ((CMOS_READ(RTC_INTR_FLAGS) & RTC_PF) == RTC_PF)
|
|
|
|
i -= 10;
|
|
|
|
}
|
|
|
|
|
|
|
|
CMOS_WRITE(save_control, RTC_CONTROL);
|
|
|
|
CMOS_WRITE(save_freq_select, RTC_FREQ_SELECT);
|
2005-10-31 05:59:39 +07:00
|
|
|
clear_IO_APIC_pin(apic, pin);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2006-09-26 15:52:30 +07:00
|
|
|
ioapic_write_entry(apic, pin, entry0);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This code may look a bit paranoid, but it's supposed to cooperate with
|
|
|
|
* a wide range of boards and BIOS bugs. Fortunately only the timer IRQ
|
|
|
|
* is so screwy. Thanks to Brian Perkins for testing/hacking this beast
|
|
|
|
* fanatically on his truly buggy board.
|
|
|
|
*/
|
2006-12-07 08:14:09 +07:00
|
|
|
static inline void __init check_timer(void)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2005-10-31 05:59:39 +07:00
|
|
|
int apic1, pin1, apic2, pin2;
|
2008-05-28 03:19:51 +07:00
|
|
|
int no_pin1 = 0;
|
2005-04-17 05:20:36 +07:00
|
|
|
int vector;
|
2008-03-21 20:32:36 +07:00
|
|
|
unsigned int ver;
|
x86: fix "Kernel panic - not syncing: IO-APIC + timer doesn't work!"
this is the tale of a full day spent debugging an ancient but elusive bug.
after booting up thousands of random .config kernels, i finally happened
to generate a .config that produced the following rare bootup failure
on 32-bit x86:
| ..TIMER: vector=0x31 apic1=0 pin1=2 apic2=-1 pin2=-1
| ..MP-BIOS bug: 8254 timer not connected to IO-APIC
| ...trying to set up timer (IRQ0) through the 8259A ... failed.
| ...trying to set up timer as Virtual Wire IRQ... failed.
| ...trying to set up timer as ExtINT IRQ... failed :(.
| Kernel panic - not syncing: IO-APIC + timer doesn't work! Boot with apic=debug
| and send a report. Then try booting with the 'noapic' option
this bug has been reported many times during the years, but it was never
reproduced nor fixed.
the bug that i hit was extremely sensitive to .config details.
First i did a .config-bisection - suspecting some .config detail.
That led to CONFIG_X86_MCE: enabling X86_MCE magically made the bug disappear
and the system would boot up just fine.
Debugging my way through the MCE code ended up identifying two unlikely
candidates: the thing that made a real difference to the hang was that
X86_MCE did two printks:
Intel machine check architecture supported.
Intel machine check reporting enabled on CPU#1.
Adding the same printks to a !CONFIG_X86_MCE kernel made the bug go away!
this left timing as the main suspect: i experimented with adding various
udelay()s to the arch/x86/kernel/io_apic_32.c:check_timer() function, and
the race window turned out to be narrower than 30 microseconds (!).
That made debugging especially funny, debugging without having printk
ability before the bug hits is ... interesting ;-)
eventually i started suspecting IRQ activities - those are pretty much the
only thing that happen this early during bootup and have the timescale of
a few dozen microseconds. Also, check_timer() changes the IRQ hardware
in various creative ways, so the main candidate became IRQ0 interaction.
i've added a counter to track timer irqs (on which core they arrived, at
what exact time, etc.) and found that no timer IRQ would arrive after the
bug condition hits - even if we re-enable IRQ0 and re-initialize the i8259A,
but that we'd get a small number of timer irqs right around the time when we
call the check_timer() function.
Eventually i got the following backtrace triggered from debug code in the
timer interrupt:
...trying to set up timer as Virtual Wire IRQ... failed.
...trying to set up timer as ExtINT IRQ...
Pid: 1, comm: swapper Not tainted (2.6.24-rc5 #57)
EIP: 0060:[<c044d57e>] EFLAGS: 00000246 CPU: 0
EIP is at _spin_unlock_irqrestore+0x5/0x1c
EAX: c0634178 EBX: 00000000 ECX: c4947d63 EDX: 00000246
ESI: 00000002 EDI: 00010031 EBP: c04e0f2e ESP: f7c41df4
DS: 007b ES: 007b FS: 00d8 GS: 0000 SS: 0068
CR0: 8005003b CR2: ffe04000 CR3: 00630000 CR4: 000006d0
DR0: 00000000 DR1: 00000000 DR2: 00000000 DR3: 00000000
DR6: ffff0ff0 DR7: 00000400
[<c05f5784>] setup_IO_APIC+0x9c3/0xc5c
the spin_unlock() was called from init_8259A(). Wait ... we have an IRQ0
entry while we are in the middle of setting up the local APIC, the i8259A
and the PIT??
That is certainly not how it's supposed to work! check_timer() was supposed
to be called with irqs turned off - but this eroded away sometime in the
past. This code would still work most of the time because this code runs
very quickly, but just the right timing conditions are present and IRQ0
hits in this small, ~30 usecs window, timer irqs stop and the system does
not boot up. Also, given how early this is during bootup, the hang is
very deterministic - but it would only occur on certain machines (and
certain configs).
The fix was quite simple: disable/restore interrupts properly in this
function. With that in place the test-system now boots up just fine.
(64-bit x86 io_apic_64.c had the same bug.)
Phew! One down, only 1500 other kernel bugs are left ;-)
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2007-12-19 00:05:58 +07:00
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
local_irq_save(flags);
|
2007-11-27 02:42:19 +07:00
|
|
|
|
2008-03-21 20:32:36 +07:00
|
|
|
ver = apic_read(APIC_LVR);
|
|
|
|
ver = GET_APIC_VERSION(ver);
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* get/set the timer IRQ vector:
|
|
|
|
*/
|
|
|
|
disable_8259A_irq(0);
|
|
|
|
vector = assign_irq_vector(0);
|
|
|
|
set_intr_gate(vector, interrupt[0]);
|
|
|
|
|
|
|
|
/*
|
2008-05-22 04:09:11 +07:00
|
|
|
* As IRQ0 is to be enabled in the 8259A, the virtual
|
|
|
|
* wire has to be disabled in the local APIC. Also
|
|
|
|
* timer interrupts need to be acknowledged manually in
|
|
|
|
* the 8259A for the i82489DX when using the NMI
|
|
|
|
* watchdog as that APIC treats NMIs as level-triggered.
|
|
|
|
* The AEOI mode will finish them in the 8259A
|
|
|
|
* automatically.
|
2005-04-17 05:20:36 +07:00
|
|
|
*/
|
x86: APIC: remove apic_write_around(); use alternatives
Use alternatives to select the workaround for the 11AP Pentium erratum
for the affected steppings on the fly rather than build time. Remove the
X86_GOOD_APIC configuration option and replace all the calls to
apic_write_around() with plain apic_write(), protecting accesses to the
ESR as appropriate due to the 3AP Pentium erratum. Remove
apic_read_around() and all its invocations altogether as not needed.
Remove apic_write_atomic() and all its implementing backends. The use of
ASM_OUTPUT2() is not strictly needed for input constraints, but I have
used it for readability's sake.
I had the feeling no one else was brave enough to do it, so I went ahead
and here it is. Verified by checking the generated assembly and tested
with both a 32-bit and a 64-bit configuration, also with the 11AP
"feature" forced on and verified with gdb on /proc/kcore to work as
expected (as an 11AP machines are quite hard to get hands on these days).
Some script complained about the use of "volatile", but apic_write() needs
it for the same reason and is effectively a replacement for writel(), so I
have disregarded it.
I am not sure what the policy wrt defconfig files is, they are generated
and there is risk of a conflict resulting from an unrelated change, so I
have left changes to them out. The option will get removed from them at
the next run.
Some testing with machines other than mine will be needed to avoid some
stupid mistake, but despite its volume, the change is not really that
intrusive, so I am fairly confident that because it works for me, it will
everywhere.
Signed-off-by: Maciej W. Rozycki <macro@linux-mips.org>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2008-07-17 01:15:30 +07:00
|
|
|
apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_EXTINT);
|
2005-04-17 05:20:36 +07:00
|
|
|
init_8259A(1);
|
2008-05-22 04:09:11 +07:00
|
|
|
timer_ack = (nmi_watchdog == NMI_IO_APIC && !APIC_INTEGRATED(ver));
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2005-10-31 05:59:39 +07:00
|
|
|
pin1 = find_isa_irq_pin(0, mp_INT);
|
|
|
|
apic1 = find_isa_irq_apic(0, mp_INT);
|
|
|
|
pin2 = ioapic_i8259.pin;
|
|
|
|
apic2 = ioapic_i8259.apic;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_INFO "..TIMER: vector=0x%02X "
|
|
|
|
"apic1=%d pin1=%d apic2=%d pin2=%d\n",
|
|
|
|
vector, apic1, pin1, apic2, pin2);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-05-28 03:19:51 +07:00
|
|
|
/*
|
|
|
|
* Some BIOS writers are clueless and report the ExtINTA
|
|
|
|
* I/O APIC input from the cascaded 8259A as the timer
|
|
|
|
* interrupt input. So just in case, if only one pin
|
|
|
|
* was found above, try it both directly and through the
|
|
|
|
* 8259A.
|
|
|
|
*/
|
|
|
|
if (pin1 == -1) {
|
|
|
|
pin1 = pin2;
|
|
|
|
apic1 = apic2;
|
|
|
|
no_pin1 = 1;
|
|
|
|
} else if (pin2 == -1) {
|
|
|
|
pin2 = pin1;
|
|
|
|
apic2 = apic1;
|
|
|
|
}
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
if (pin1 != -1) {
|
|
|
|
/*
|
|
|
|
* Ok, does IRQ0 through the IOAPIC work?
|
|
|
|
*/
|
2008-05-28 03:19:51 +07:00
|
|
|
if (no_pin1) {
|
|
|
|
add_pin_to_irq(0, apic1, pin1);
|
|
|
|
setup_timer_IRQ0_pin(apic1, pin1, vector);
|
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
unmask_IO_APIC_irq(0);
|
|
|
|
if (timer_irq_works()) {
|
|
|
|
if (nmi_watchdog == NMI_IO_APIC) {
|
|
|
|
setup_nmi();
|
|
|
|
enable_8259A_irq(0);
|
|
|
|
}
|
2005-09-12 23:49:25 +07:00
|
|
|
if (disable_timer_pin_1 > 0)
|
|
|
|
clear_IO_APIC_pin(0, pin1);
|
x86: fix "Kernel panic - not syncing: IO-APIC + timer doesn't work!"
this is the tale of a full day spent debugging an ancient but elusive bug.
after booting up thousands of random .config kernels, i finally happened
to generate a .config that produced the following rare bootup failure
on 32-bit x86:
| ..TIMER: vector=0x31 apic1=0 pin1=2 apic2=-1 pin2=-1
| ..MP-BIOS bug: 8254 timer not connected to IO-APIC
| ...trying to set up timer (IRQ0) through the 8259A ... failed.
| ...trying to set up timer as Virtual Wire IRQ... failed.
| ...trying to set up timer as ExtINT IRQ... failed :(.
| Kernel panic - not syncing: IO-APIC + timer doesn't work! Boot with apic=debug
| and send a report. Then try booting with the 'noapic' option
this bug has been reported many times during the years, but it was never
reproduced nor fixed.
the bug that i hit was extremely sensitive to .config details.
First i did a .config-bisection - suspecting some .config detail.
That led to CONFIG_X86_MCE: enabling X86_MCE magically made the bug disappear
and the system would boot up just fine.
Debugging my way through the MCE code ended up identifying two unlikely
candidates: the thing that made a real difference to the hang was that
X86_MCE did two printks:
Intel machine check architecture supported.
Intel machine check reporting enabled on CPU#1.
Adding the same printks to a !CONFIG_X86_MCE kernel made the bug go away!
this left timing as the main suspect: i experimented with adding various
udelay()s to the arch/x86/kernel/io_apic_32.c:check_timer() function, and
the race window turned out to be narrower than 30 microseconds (!).
That made debugging especially funny, debugging without having printk
ability before the bug hits is ... interesting ;-)
eventually i started suspecting IRQ activities - those are pretty much the
only thing that happen this early during bootup and have the timescale of
a few dozen microseconds. Also, check_timer() changes the IRQ hardware
in various creative ways, so the main candidate became IRQ0 interaction.
i've added a counter to track timer irqs (on which core they arrived, at
what exact time, etc.) and found that no timer IRQ would arrive after the
bug condition hits - even if we re-enable IRQ0 and re-initialize the i8259A,
but that we'd get a small number of timer irqs right around the time when we
call the check_timer() function.
Eventually i got the following backtrace triggered from debug code in the
timer interrupt:
...trying to set up timer as Virtual Wire IRQ... failed.
...trying to set up timer as ExtINT IRQ...
Pid: 1, comm: swapper Not tainted (2.6.24-rc5 #57)
EIP: 0060:[<c044d57e>] EFLAGS: 00000246 CPU: 0
EIP is at _spin_unlock_irqrestore+0x5/0x1c
EAX: c0634178 EBX: 00000000 ECX: c4947d63 EDX: 00000246
ESI: 00000002 EDI: 00010031 EBP: c04e0f2e ESP: f7c41df4
DS: 007b ES: 007b FS: 00d8 GS: 0000 SS: 0068
CR0: 8005003b CR2: ffe04000 CR3: 00630000 CR4: 000006d0
DR0: 00000000 DR1: 00000000 DR2: 00000000 DR3: 00000000
DR6: ffff0ff0 DR7: 00000400
[<c05f5784>] setup_IO_APIC+0x9c3/0xc5c
the spin_unlock() was called from init_8259A(). Wait ... we have an IRQ0
entry while we are in the middle of setting up the local APIC, the i8259A
and the PIT??
That is certainly not how it's supposed to work! check_timer() was supposed
to be called with irqs turned off - but this eroded away sometime in the
past. This code would still work most of the time because this code runs
very quickly, but just the right timing conditions are present and IRQ0
hits in this small, ~30 usecs window, timer irqs stop and the system does
not boot up. Also, given how early this is during bootup, the hang is
very deterministic - but it would only occur on certain machines (and
certain configs).
The fix was quite simple: disable/restore interrupts properly in this
function. With that in place the test-system now boots up just fine.
(64-bit x86 io_apic_64.c had the same bug.)
Phew! One down, only 1500 other kernel bugs are left ;-)
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2007-12-19 00:05:58 +07:00
|
|
|
goto out;
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
2005-10-31 05:59:39 +07:00
|
|
|
clear_IO_APIC_pin(apic1, pin1);
|
2008-05-28 03:19:51 +07:00
|
|
|
if (!no_pin1)
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_ERR "..MP-BIOS bug: "
|
|
|
|
"8254 timer not connected to IO-APIC\n");
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_INFO "...trying to set up timer "
|
|
|
|
"(IRQ0) through the 8259A ...\n");
|
|
|
|
apic_printk(APIC_QUIET, KERN_INFO
|
|
|
|
"..... (found apic %d pin %d) ...\n", apic2, pin2);
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* legacy devices should be connected to IO APIC #0
|
|
|
|
*/
|
2008-05-28 03:19:51 +07:00
|
|
|
replace_pin_at_irq(0, apic1, pin1, apic2, pin2);
|
2008-05-28 03:19:34 +07:00
|
|
|
setup_timer_IRQ0_pin(apic2, pin2, vector);
|
2008-05-28 03:19:40 +07:00
|
|
|
unmask_IO_APIC_irq(0);
|
2008-05-22 04:09:19 +07:00
|
|
|
enable_8259A_irq(0);
|
2005-04-17 05:20:36 +07:00
|
|
|
if (timer_irq_works()) {
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_INFO "....... works.\n");
|
2008-05-22 04:10:22 +07:00
|
|
|
timer_through_8259 = 1;
|
2005-04-17 05:20:36 +07:00
|
|
|
if (nmi_watchdog == NMI_IO_APIC) {
|
2008-05-22 04:09:34 +07:00
|
|
|
disable_8259A_irq(0);
|
2005-04-17 05:20:36 +07:00
|
|
|
setup_nmi();
|
2008-05-22 04:09:34 +07:00
|
|
|
enable_8259A_irq(0);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
x86: fix "Kernel panic - not syncing: IO-APIC + timer doesn't work!"
this is the tale of a full day spent debugging an ancient but elusive bug.
after booting up thousands of random .config kernels, i finally happened
to generate a .config that produced the following rare bootup failure
on 32-bit x86:
| ..TIMER: vector=0x31 apic1=0 pin1=2 apic2=-1 pin2=-1
| ..MP-BIOS bug: 8254 timer not connected to IO-APIC
| ...trying to set up timer (IRQ0) through the 8259A ... failed.
| ...trying to set up timer as Virtual Wire IRQ... failed.
| ...trying to set up timer as ExtINT IRQ... failed :(.
| Kernel panic - not syncing: IO-APIC + timer doesn't work! Boot with apic=debug
| and send a report. Then try booting with the 'noapic' option
this bug has been reported many times during the years, but it was never
reproduced nor fixed.
the bug that i hit was extremely sensitive to .config details.
First i did a .config-bisection - suspecting some .config detail.
That led to CONFIG_X86_MCE: enabling X86_MCE magically made the bug disappear
and the system would boot up just fine.
Debugging my way through the MCE code ended up identifying two unlikely
candidates: the thing that made a real difference to the hang was that
X86_MCE did two printks:
Intel machine check architecture supported.
Intel machine check reporting enabled on CPU#1.
Adding the same printks to a !CONFIG_X86_MCE kernel made the bug go away!
this left timing as the main suspect: i experimented with adding various
udelay()s to the arch/x86/kernel/io_apic_32.c:check_timer() function, and
the race window turned out to be narrower than 30 microseconds (!).
That made debugging especially funny, debugging without having printk
ability before the bug hits is ... interesting ;-)
eventually i started suspecting IRQ activities - those are pretty much the
only thing that happen this early during bootup and have the timescale of
a few dozen microseconds. Also, check_timer() changes the IRQ hardware
in various creative ways, so the main candidate became IRQ0 interaction.
i've added a counter to track timer irqs (on which core they arrived, at
what exact time, etc.) and found that no timer IRQ would arrive after the
bug condition hits - even if we re-enable IRQ0 and re-initialize the i8259A,
but that we'd get a small number of timer irqs right around the time when we
call the check_timer() function.
Eventually i got the following backtrace triggered from debug code in the
timer interrupt:
...trying to set up timer as Virtual Wire IRQ... failed.
...trying to set up timer as ExtINT IRQ...
Pid: 1, comm: swapper Not tainted (2.6.24-rc5 #57)
EIP: 0060:[<c044d57e>] EFLAGS: 00000246 CPU: 0
EIP is at _spin_unlock_irqrestore+0x5/0x1c
EAX: c0634178 EBX: 00000000 ECX: c4947d63 EDX: 00000246
ESI: 00000002 EDI: 00010031 EBP: c04e0f2e ESP: f7c41df4
DS: 007b ES: 007b FS: 00d8 GS: 0000 SS: 0068
CR0: 8005003b CR2: ffe04000 CR3: 00630000 CR4: 000006d0
DR0: 00000000 DR1: 00000000 DR2: 00000000 DR3: 00000000
DR6: ffff0ff0 DR7: 00000400
[<c05f5784>] setup_IO_APIC+0x9c3/0xc5c
the spin_unlock() was called from init_8259A(). Wait ... we have an IRQ0
entry while we are in the middle of setting up the local APIC, the i8259A
and the PIT??
That is certainly not how it's supposed to work! check_timer() was supposed
to be called with irqs turned off - but this eroded away sometime in the
past. This code would still work most of the time because this code runs
very quickly, but just the right timing conditions are present and IRQ0
hits in this small, ~30 usecs window, timer irqs stop and the system does
not boot up. Also, given how early this is during bootup, the hang is
very deterministic - but it would only occur on certain machines (and
certain configs).
The fix was quite simple: disable/restore interrupts properly in this
function. With that in place the test-system now boots up just fine.
(64-bit x86 io_apic_64.c had the same bug.)
Phew! One down, only 1500 other kernel bugs are left ;-)
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2007-12-19 00:05:58 +07:00
|
|
|
goto out;
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
/*
|
|
|
|
* Cleanup, just in case ...
|
|
|
|
*/
|
2008-05-22 04:09:19 +07:00
|
|
|
disable_8259A_irq(0);
|
2005-10-31 05:59:39 +07:00
|
|
|
clear_IO_APIC_pin(apic2, pin2);
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_INFO "....... failed.\n");
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
if (nmi_watchdog == NMI_IO_APIC) {
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_WARNING "timer doesn't work "
|
|
|
|
"through the IO-APIC - disabling NMI Watchdog!\n");
|
2008-05-30 01:32:30 +07:00
|
|
|
nmi_watchdog = NMI_NONE;
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
2008-05-22 04:09:11 +07:00
|
|
|
timer_ack = 0;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_INFO
|
|
|
|
"...trying to set up timer as Virtual Wire IRQ...\n");
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-07-12 01:35:17 +07:00
|
|
|
lapic_register_intr(0, vector);
|
x86: APIC: remove apic_write_around(); use alternatives
Use alternatives to select the workaround for the 11AP Pentium erratum
for the affected steppings on the fly rather than build time. Remove the
X86_GOOD_APIC configuration option and replace all the calls to
apic_write_around() with plain apic_write(), protecting accesses to the
ESR as appropriate due to the 3AP Pentium erratum. Remove
apic_read_around() and all its invocations altogether as not needed.
Remove apic_write_atomic() and all its implementing backends. The use of
ASM_OUTPUT2() is not strictly needed for input constraints, but I have
used it for readability's sake.
I had the feeling no one else was brave enough to do it, so I went ahead
and here it is. Verified by checking the generated assembly and tested
with both a 32-bit and a 64-bit configuration, also with the 11AP
"feature" forced on and verified with gdb on /proc/kcore to work as
expected (as an 11AP machines are quite hard to get hands on these days).
Some script complained about the use of "volatile", but apic_write() needs
it for the same reason and is effectively a replacement for writel(), so I
have disregarded it.
I am not sure what the policy wrt defconfig files is, they are generated
and there is risk of a conflict resulting from an unrelated change, so I
have left changes to them out. The option will get removed from them at
the next run.
Some testing with machines other than mine will be needed to avoid some
stupid mistake, but despite its volume, the change is not really that
intrusive, so I am fairly confident that because it works for me, it will
everywhere.
Signed-off-by: Maciej W. Rozycki <macro@linux-mips.org>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2008-07-17 01:15:30 +07:00
|
|
|
apic_write(APIC_LVT0, APIC_DM_FIXED | vector); /* Fixed mode */
|
2005-04-17 05:20:36 +07:00
|
|
|
enable_8259A_irq(0);
|
|
|
|
|
|
|
|
if (timer_irq_works()) {
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_INFO "..... works.\n");
|
x86: fix "Kernel panic - not syncing: IO-APIC + timer doesn't work!"
this is the tale of a full day spent debugging an ancient but elusive bug.
after booting up thousands of random .config kernels, i finally happened
to generate a .config that produced the following rare bootup failure
on 32-bit x86:
| ..TIMER: vector=0x31 apic1=0 pin1=2 apic2=-1 pin2=-1
| ..MP-BIOS bug: 8254 timer not connected to IO-APIC
| ...trying to set up timer (IRQ0) through the 8259A ... failed.
| ...trying to set up timer as Virtual Wire IRQ... failed.
| ...trying to set up timer as ExtINT IRQ... failed :(.
| Kernel panic - not syncing: IO-APIC + timer doesn't work! Boot with apic=debug
| and send a report. Then try booting with the 'noapic' option
this bug has been reported many times during the years, but it was never
reproduced nor fixed.
the bug that i hit was extremely sensitive to .config details.
First i did a .config-bisection - suspecting some .config detail.
That led to CONFIG_X86_MCE: enabling X86_MCE magically made the bug disappear
and the system would boot up just fine.
Debugging my way through the MCE code ended up identifying two unlikely
candidates: the thing that made a real difference to the hang was that
X86_MCE did two printks:
Intel machine check architecture supported.
Intel machine check reporting enabled on CPU#1.
Adding the same printks to a !CONFIG_X86_MCE kernel made the bug go away!
this left timing as the main suspect: i experimented with adding various
udelay()s to the arch/x86/kernel/io_apic_32.c:check_timer() function, and
the race window turned out to be narrower than 30 microseconds (!).
That made debugging especially funny, debugging without having printk
ability before the bug hits is ... interesting ;-)
eventually i started suspecting IRQ activities - those are pretty much the
only thing that happen this early during bootup and have the timescale of
a few dozen microseconds. Also, check_timer() changes the IRQ hardware
in various creative ways, so the main candidate became IRQ0 interaction.
i've added a counter to track timer irqs (on which core they arrived, at
what exact time, etc.) and found that no timer IRQ would arrive after the
bug condition hits - even if we re-enable IRQ0 and re-initialize the i8259A,
but that we'd get a small number of timer irqs right around the time when we
call the check_timer() function.
Eventually i got the following backtrace triggered from debug code in the
timer interrupt:
...trying to set up timer as Virtual Wire IRQ... failed.
...trying to set up timer as ExtINT IRQ...
Pid: 1, comm: swapper Not tainted (2.6.24-rc5 #57)
EIP: 0060:[<c044d57e>] EFLAGS: 00000246 CPU: 0
EIP is at _spin_unlock_irqrestore+0x5/0x1c
EAX: c0634178 EBX: 00000000 ECX: c4947d63 EDX: 00000246
ESI: 00000002 EDI: 00010031 EBP: c04e0f2e ESP: f7c41df4
DS: 007b ES: 007b FS: 00d8 GS: 0000 SS: 0068
CR0: 8005003b CR2: ffe04000 CR3: 00630000 CR4: 000006d0
DR0: 00000000 DR1: 00000000 DR2: 00000000 DR3: 00000000
DR6: ffff0ff0 DR7: 00000400
[<c05f5784>] setup_IO_APIC+0x9c3/0xc5c
the spin_unlock() was called from init_8259A(). Wait ... we have an IRQ0
entry while we are in the middle of setting up the local APIC, the i8259A
and the PIT??
That is certainly not how it's supposed to work! check_timer() was supposed
to be called with irqs turned off - but this eroded away sometime in the
past. This code would still work most of the time because this code runs
very quickly, but just the right timing conditions are present and IRQ0
hits in this small, ~30 usecs window, timer irqs stop and the system does
not boot up. Also, given how early this is during bootup, the hang is
very deterministic - but it would only occur on certain machines (and
certain configs).
The fix was quite simple: disable/restore interrupts properly in this
function. With that in place the test-system now boots up just fine.
(64-bit x86 io_apic_64.c had the same bug.)
Phew! One down, only 1500 other kernel bugs are left ;-)
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2007-12-19 00:05:58 +07:00
|
|
|
goto out;
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
2008-05-22 04:09:26 +07:00
|
|
|
disable_8259A_irq(0);
|
x86: APIC: remove apic_write_around(); use alternatives
Use alternatives to select the workaround for the 11AP Pentium erratum
for the affected steppings on the fly rather than build time. Remove the
X86_GOOD_APIC configuration option and replace all the calls to
apic_write_around() with plain apic_write(), protecting accesses to the
ESR as appropriate due to the 3AP Pentium erratum. Remove
apic_read_around() and all its invocations altogether as not needed.
Remove apic_write_atomic() and all its implementing backends. The use of
ASM_OUTPUT2() is not strictly needed for input constraints, but I have
used it for readability's sake.
I had the feeling no one else was brave enough to do it, so I went ahead
and here it is. Verified by checking the generated assembly and tested
with both a 32-bit and a 64-bit configuration, also with the 11AP
"feature" forced on and verified with gdb on /proc/kcore to work as
expected (as an 11AP machines are quite hard to get hands on these days).
Some script complained about the use of "volatile", but apic_write() needs
it for the same reason and is effectively a replacement for writel(), so I
have disregarded it.
I am not sure what the policy wrt defconfig files is, they are generated
and there is risk of a conflict resulting from an unrelated change, so I
have left changes to them out. The option will get removed from them at
the next run.
Some testing with machines other than mine will be needed to avoid some
stupid mistake, but despite its volume, the change is not really that
intrusive, so I am fairly confident that because it works for me, it will
everywhere.
Signed-off-by: Maciej W. Rozycki <macro@linux-mips.org>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2008-07-17 01:15:30 +07:00
|
|
|
apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_FIXED | vector);
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_INFO "..... failed.\n");
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_INFO
|
|
|
|
"...trying to set up timer as ExtINT IRQ...\n");
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
init_8259A(0);
|
|
|
|
make_8259A_irq(0);
|
x86: APIC: remove apic_write_around(); use alternatives
Use alternatives to select the workaround for the 11AP Pentium erratum
for the affected steppings on the fly rather than build time. Remove the
X86_GOOD_APIC configuration option and replace all the calls to
apic_write_around() with plain apic_write(), protecting accesses to the
ESR as appropriate due to the 3AP Pentium erratum. Remove
apic_read_around() and all its invocations altogether as not needed.
Remove apic_write_atomic() and all its implementing backends. The use of
ASM_OUTPUT2() is not strictly needed for input constraints, but I have
used it for readability's sake.
I had the feeling no one else was brave enough to do it, so I went ahead
and here it is. Verified by checking the generated assembly and tested
with both a 32-bit and a 64-bit configuration, also with the 11AP
"feature" forced on and verified with gdb on /proc/kcore to work as
expected (as an 11AP machines are quite hard to get hands on these days).
Some script complained about the use of "volatile", but apic_write() needs
it for the same reason and is effectively a replacement for writel(), so I
have disregarded it.
I am not sure what the policy wrt defconfig files is, they are generated
and there is risk of a conflict resulting from an unrelated change, so I
have left changes to them out. The option will get removed from them at
the next run.
Some testing with machines other than mine will be needed to avoid some
stupid mistake, but despite its volume, the change is not really that
intrusive, so I am fairly confident that because it works for me, it will
everywhere.
Signed-off-by: Maciej W. Rozycki <macro@linux-mips.org>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2008-07-17 01:15:30 +07:00
|
|
|
apic_write(APIC_LVT0, APIC_DM_EXTINT);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
unlock_ExtINT_logic();
|
|
|
|
|
|
|
|
if (timer_irq_works()) {
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_INFO "..... works.\n");
|
x86: fix "Kernel panic - not syncing: IO-APIC + timer doesn't work!"
this is the tale of a full day spent debugging an ancient but elusive bug.
after booting up thousands of random .config kernels, i finally happened
to generate a .config that produced the following rare bootup failure
on 32-bit x86:
| ..TIMER: vector=0x31 apic1=0 pin1=2 apic2=-1 pin2=-1
| ..MP-BIOS bug: 8254 timer not connected to IO-APIC
| ...trying to set up timer (IRQ0) through the 8259A ... failed.
| ...trying to set up timer as Virtual Wire IRQ... failed.
| ...trying to set up timer as ExtINT IRQ... failed :(.
| Kernel panic - not syncing: IO-APIC + timer doesn't work! Boot with apic=debug
| and send a report. Then try booting with the 'noapic' option
this bug has been reported many times during the years, but it was never
reproduced nor fixed.
the bug that i hit was extremely sensitive to .config details.
First i did a .config-bisection - suspecting some .config detail.
That led to CONFIG_X86_MCE: enabling X86_MCE magically made the bug disappear
and the system would boot up just fine.
Debugging my way through the MCE code ended up identifying two unlikely
candidates: the thing that made a real difference to the hang was that
X86_MCE did two printks:
Intel machine check architecture supported.
Intel machine check reporting enabled on CPU#1.
Adding the same printks to a !CONFIG_X86_MCE kernel made the bug go away!
this left timing as the main suspect: i experimented with adding various
udelay()s to the arch/x86/kernel/io_apic_32.c:check_timer() function, and
the race window turned out to be narrower than 30 microseconds (!).
That made debugging especially funny, debugging without having printk
ability before the bug hits is ... interesting ;-)
eventually i started suspecting IRQ activities - those are pretty much the
only thing that happen this early during bootup and have the timescale of
a few dozen microseconds. Also, check_timer() changes the IRQ hardware
in various creative ways, so the main candidate became IRQ0 interaction.
i've added a counter to track timer irqs (on which core they arrived, at
what exact time, etc.) and found that no timer IRQ would arrive after the
bug condition hits - even if we re-enable IRQ0 and re-initialize the i8259A,
but that we'd get a small number of timer irqs right around the time when we
call the check_timer() function.
Eventually i got the following backtrace triggered from debug code in the
timer interrupt:
...trying to set up timer as Virtual Wire IRQ... failed.
...trying to set up timer as ExtINT IRQ...
Pid: 1, comm: swapper Not tainted (2.6.24-rc5 #57)
EIP: 0060:[<c044d57e>] EFLAGS: 00000246 CPU: 0
EIP is at _spin_unlock_irqrestore+0x5/0x1c
EAX: c0634178 EBX: 00000000 ECX: c4947d63 EDX: 00000246
ESI: 00000002 EDI: 00010031 EBP: c04e0f2e ESP: f7c41df4
DS: 007b ES: 007b FS: 00d8 GS: 0000 SS: 0068
CR0: 8005003b CR2: ffe04000 CR3: 00630000 CR4: 000006d0
DR0: 00000000 DR1: 00000000 DR2: 00000000 DR3: 00000000
DR6: ffff0ff0 DR7: 00000400
[<c05f5784>] setup_IO_APIC+0x9c3/0xc5c
the spin_unlock() was called from init_8259A(). Wait ... we have an IRQ0
entry while we are in the middle of setting up the local APIC, the i8259A
and the PIT??
That is certainly not how it's supposed to work! check_timer() was supposed
to be called with irqs turned off - but this eroded away sometime in the
past. This code would still work most of the time because this code runs
very quickly, but just the right timing conditions are present and IRQ0
hits in this small, ~30 usecs window, timer irqs stop and the system does
not boot up. Also, given how early this is during bootup, the hang is
very deterministic - but it would only occur on certain machines (and
certain configs).
The fix was quite simple: disable/restore interrupts properly in this
function. With that in place the test-system now boots up just fine.
(64-bit x86 io_apic_64.c had the same bug.)
Phew! One down, only 1500 other kernel bugs are left ;-)
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2007-12-19 00:05:58 +07:00
|
|
|
goto out;
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
2008-07-15 01:08:13 +07:00
|
|
|
apic_printk(APIC_QUIET, KERN_INFO "..... failed :(.\n");
|
2005-04-17 05:20:36 +07:00
|
|
|
panic("IO-APIC + timer doesn't work! Boot with apic=debug and send a "
|
2008-07-15 01:08:13 +07:00
|
|
|
"report. Then try booting with the 'noapic' option.\n");
|
x86: fix "Kernel panic - not syncing: IO-APIC + timer doesn't work!"
this is the tale of a full day spent debugging an ancient but elusive bug.
after booting up thousands of random .config kernels, i finally happened
to generate a .config that produced the following rare bootup failure
on 32-bit x86:
| ..TIMER: vector=0x31 apic1=0 pin1=2 apic2=-1 pin2=-1
| ..MP-BIOS bug: 8254 timer not connected to IO-APIC
| ...trying to set up timer (IRQ0) through the 8259A ... failed.
| ...trying to set up timer as Virtual Wire IRQ... failed.
| ...trying to set up timer as ExtINT IRQ... failed :(.
| Kernel panic - not syncing: IO-APIC + timer doesn't work! Boot with apic=debug
| and send a report. Then try booting with the 'noapic' option
this bug has been reported many times during the years, but it was never
reproduced nor fixed.
the bug that i hit was extremely sensitive to .config details.
First i did a .config-bisection - suspecting some .config detail.
That led to CONFIG_X86_MCE: enabling X86_MCE magically made the bug disappear
and the system would boot up just fine.
Debugging my way through the MCE code ended up identifying two unlikely
candidates: the thing that made a real difference to the hang was that
X86_MCE did two printks:
Intel machine check architecture supported.
Intel machine check reporting enabled on CPU#1.
Adding the same printks to a !CONFIG_X86_MCE kernel made the bug go away!
this left timing as the main suspect: i experimented with adding various
udelay()s to the arch/x86/kernel/io_apic_32.c:check_timer() function, and
the race window turned out to be narrower than 30 microseconds (!).
That made debugging especially funny, debugging without having printk
ability before the bug hits is ... interesting ;-)
eventually i started suspecting IRQ activities - those are pretty much the
only thing that happen this early during bootup and have the timescale of
a few dozen microseconds. Also, check_timer() changes the IRQ hardware
in various creative ways, so the main candidate became IRQ0 interaction.
i've added a counter to track timer irqs (on which core they arrived, at
what exact time, etc.) and found that no timer IRQ would arrive after the
bug condition hits - even if we re-enable IRQ0 and re-initialize the i8259A,
but that we'd get a small number of timer irqs right around the time when we
call the check_timer() function.
Eventually i got the following backtrace triggered from debug code in the
timer interrupt:
...trying to set up timer as Virtual Wire IRQ... failed.
...trying to set up timer as ExtINT IRQ...
Pid: 1, comm: swapper Not tainted (2.6.24-rc5 #57)
EIP: 0060:[<c044d57e>] EFLAGS: 00000246 CPU: 0
EIP is at _spin_unlock_irqrestore+0x5/0x1c
EAX: c0634178 EBX: 00000000 ECX: c4947d63 EDX: 00000246
ESI: 00000002 EDI: 00010031 EBP: c04e0f2e ESP: f7c41df4
DS: 007b ES: 007b FS: 00d8 GS: 0000 SS: 0068
CR0: 8005003b CR2: ffe04000 CR3: 00630000 CR4: 000006d0
DR0: 00000000 DR1: 00000000 DR2: 00000000 DR3: 00000000
DR6: ffff0ff0 DR7: 00000400
[<c05f5784>] setup_IO_APIC+0x9c3/0xc5c
the spin_unlock() was called from init_8259A(). Wait ... we have an IRQ0
entry while we are in the middle of setting up the local APIC, the i8259A
and the PIT??
That is certainly not how it's supposed to work! check_timer() was supposed
to be called with irqs turned off - but this eroded away sometime in the
past. This code would still work most of the time because this code runs
very quickly, but just the right timing conditions are present and IRQ0
hits in this small, ~30 usecs window, timer irqs stop and the system does
not boot up. Also, given how early this is during bootup, the hang is
very deterministic - but it would only occur on certain machines (and
certain configs).
The fix was quite simple: disable/restore interrupts properly in this
function. With that in place the test-system now boots up just fine.
(64-bit x86 io_apic_64.c had the same bug.)
Phew! One down, only 1500 other kernel bugs are left ;-)
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2007-12-19 00:05:58 +07:00
|
|
|
out:
|
|
|
|
local_irq_restore(flags);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
x86: I/O APIC: Never configure IRQ2
There is no such entity as ISA IRQ2. The ACPI spec does not make it
explicitly clear, but does not preclude it either -- all it says is ISA
legacy interrupts are identity mapped by default (subject to overrides),
but it does not state whether IRQ2 exists or not. As a result if there is
no IRQ0 override, then IRQ2 is normally initialised as an ISA interrupt,
which implies an edge-triggered line, which is unmasked by default as this
is what we do for edge-triggered I/O APIC interrupts so as not to miss an
edge.
To the best of my knowledge it is useless, as IRQ2 has not been in use
since the PC/AT as back then it was taken by the 8259A cascade interrupt
to the slave, with the line position in the slot rerouted to newly-created
IRQ9. No device could thus make use of this line with the pair of 8259A
chips. Now in theory INTIN2 of the I/O APIC may be usable, but the
interrupt of the device wired to it would not be available in the PIC mode
at all, so I seriously doubt if anybody decided to reuse it for a regular
device.
However there are two common uses of INTIN2. One is for IRQ0, with an
ACPI interrupt override (or its equivalent in the MP table). But in this
case IRQ2 is gone entirely with INTIN0 left vacant. The other one is for
an 8959A ExtINTA cascade. In this case IRQ0 goes to INTIN0 and if ACPI is
used INTIN2 is assumed to be IRQ2 (there is no override and ACPI has no
way to report ExtINTA interrupts). This is where a problem happens.
The problem is INTIN2 is configured as a native APIC interrupt, with a
vector assigned and the mask cleared. And the line may indeed get active
and inject interrupts if the master 8959A has its timer interrupt enabled
(it might happen for other interrupts too, but they are normally masked in
the process of rerouting them to the I/O APIC). There are two cases where
it will happen:
* When the I/O APIC NMI watchdog is enabled. This is actually a misnomer
as the watchdog pulses are delivered through the 8259A to the LINT0
inputs of all the local APICs in the system. The implication is the
output of the master 8259A goes high and low repeatedly, signalling
interrupts to INTIN2 which is enabled too!
[The origin of the name is I think for a brief period during the
development we had a capability in our code to configure the watchdog to
use an I/O APIC input; that would be INTIN2 in this scenario.]
* When the native route of IRQ0 via INTIN0 fails for whatever reason -- as
it happens with the system considered here. In this scenario the timer
pulse is delivered through the 8259A to LINT0 input of the local APIC of
the bootstrap processor, quite similarly to how is done for the watchdog
described above. The result is, again, INTIN2 receives these pulses
too. Rafael's system used to escape this scenario, because an incorrect
IRQ0 override would occupy INTIN2 and prevent it from being unmasked.
My conclusion is IRQ2 should be excluded from configuration in all the
cases and the current exception for ACPI systems should be lifted. The
reason being the exception not only being useless, but harmful as well.
Signed-off-by: Maciej W. Rozycki <macro@linux-mips.org>
Cc: "Rafael J. Wysocki" <rjw@sisk.pl>
Cc: Matthew Garrett <mjg59@srcf.ucam.org>
Cc: Andreas Herrmann <andreas.herrmann3@amd.com>
Cc: Stephen Rothwell <sfr@canb.auug.org.au>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2008-07-12 01:35:23 +07:00
|
|
|
* Traditionally ISA IRQ2 is the cascade IRQ, and is not available
|
|
|
|
* to devices. However there may be an I/O APIC pin available for
|
|
|
|
* this interrupt regardless. The pin may be left unconnected, but
|
|
|
|
* typically it will be reused as an ExtINT cascade interrupt for
|
|
|
|
* the master 8259A. In the MPS case such a pin will normally be
|
|
|
|
* reported as an ExtINT interrupt in the MP table. With ACPI
|
|
|
|
* there is no provision for ExtINT interrupts, and in the absence
|
|
|
|
* of an override it would be treated as an ordinary ISA I/O APIC
|
|
|
|
* interrupt, that is edge-triggered and unmasked by default. We
|
|
|
|
* used to do this, but it caused problems on some systems because
|
|
|
|
* of the NMI watchdog and sometimes IRQ0 of the 8254 timer using
|
|
|
|
* the same ExtINT cascade interrupt to drive the local APIC of the
|
|
|
|
* bootstrap processor. Therefore we refrain from routing IRQ2 to
|
|
|
|
* the I/O APIC in all cases now. No actual device should request
|
|
|
|
* it anyway. --macro
|
2005-04-17 05:20:36 +07:00
|
|
|
*/
|
|
|
|
#define PIC_IRQS (1 << PIC_CASCADE_IR)
|
|
|
|
|
|
|
|
void __init setup_IO_APIC(void)
|
|
|
|
{
|
2007-10-20 01:35:03 +07:00
|
|
|
int i;
|
|
|
|
|
|
|
|
/* Reserve all the system vectors. */
|
2008-04-16 03:36:56 +07:00
|
|
|
for (i = first_system_vector; i < NR_VECTORS; i++)
|
2007-10-20 01:35:03 +07:00
|
|
|
set_bit(i, used_vectors);
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
enable_IO_APIC();
|
|
|
|
|
x86: I/O APIC: Never configure IRQ2
There is no such entity as ISA IRQ2. The ACPI spec does not make it
explicitly clear, but does not preclude it either -- all it says is ISA
legacy interrupts are identity mapped by default (subject to overrides),
but it does not state whether IRQ2 exists or not. As a result if there is
no IRQ0 override, then IRQ2 is normally initialised as an ISA interrupt,
which implies an edge-triggered line, which is unmasked by default as this
is what we do for edge-triggered I/O APIC interrupts so as not to miss an
edge.
To the best of my knowledge it is useless, as IRQ2 has not been in use
since the PC/AT as back then it was taken by the 8259A cascade interrupt
to the slave, with the line position in the slot rerouted to newly-created
IRQ9. No device could thus make use of this line with the pair of 8259A
chips. Now in theory INTIN2 of the I/O APIC may be usable, but the
interrupt of the device wired to it would not be available in the PIC mode
at all, so I seriously doubt if anybody decided to reuse it for a regular
device.
However there are two common uses of INTIN2. One is for IRQ0, with an
ACPI interrupt override (or its equivalent in the MP table). But in this
case IRQ2 is gone entirely with INTIN0 left vacant. The other one is for
an 8959A ExtINTA cascade. In this case IRQ0 goes to INTIN0 and if ACPI is
used INTIN2 is assumed to be IRQ2 (there is no override and ACPI has no
way to report ExtINTA interrupts). This is where a problem happens.
The problem is INTIN2 is configured as a native APIC interrupt, with a
vector assigned and the mask cleared. And the line may indeed get active
and inject interrupts if the master 8959A has its timer interrupt enabled
(it might happen for other interrupts too, but they are normally masked in
the process of rerouting them to the I/O APIC). There are two cases where
it will happen:
* When the I/O APIC NMI watchdog is enabled. This is actually a misnomer
as the watchdog pulses are delivered through the 8259A to the LINT0
inputs of all the local APICs in the system. The implication is the
output of the master 8259A goes high and low repeatedly, signalling
interrupts to INTIN2 which is enabled too!
[The origin of the name is I think for a brief period during the
development we had a capability in our code to configure the watchdog to
use an I/O APIC input; that would be INTIN2 in this scenario.]
* When the native route of IRQ0 via INTIN0 fails for whatever reason -- as
it happens with the system considered here. In this scenario the timer
pulse is delivered through the 8259A to LINT0 input of the local APIC of
the bootstrap processor, quite similarly to how is done for the watchdog
described above. The result is, again, INTIN2 receives these pulses
too. Rafael's system used to escape this scenario, because an incorrect
IRQ0 override would occupy INTIN2 and prevent it from being unmasked.
My conclusion is IRQ2 should be excluded from configuration in all the
cases and the current exception for ACPI systems should be lifted. The
reason being the exception not only being useless, but harmful as well.
Signed-off-by: Maciej W. Rozycki <macro@linux-mips.org>
Cc: "Rafael J. Wysocki" <rjw@sisk.pl>
Cc: Matthew Garrett <mjg59@srcf.ucam.org>
Cc: Andreas Herrmann <andreas.herrmann3@amd.com>
Cc: Stephen Rothwell <sfr@canb.auug.org.au>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2008-07-12 01:35:23 +07:00
|
|
|
io_apic_irqs = ~PIC_IRQS;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
printk("ENABLING IO-APIC IRQs\n");
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set up IO-APIC IRQ routing.
|
|
|
|
*/
|
|
|
|
if (!acpi_ioapic)
|
|
|
|
setup_ioapic_ids_from_mpc();
|
|
|
|
sync_Arb_IDs();
|
|
|
|
setup_IO_APIC_irqs();
|
|
|
|
init_IO_APIC_traps();
|
2005-11-01 10:16:17 +07:00
|
|
|
check_timer();
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Called after all the initialization is done. If we didnt find any
|
|
|
|
* APIC bugs then we can allow the modify fast path
|
|
|
|
*/
|
2008-06-08 18:07:18 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
static int __init io_apic_bug_finalize(void)
|
|
|
|
{
|
2008-06-08 18:07:18 +07:00
|
|
|
if (sis_apic_bug == -1)
|
2005-04-17 05:20:36 +07:00
|
|
|
sis_apic_bug = 0;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
late_initcall(io_apic_bug_finalize);
|
|
|
|
|
|
|
|
struct sysfs_ioapic_data {
|
|
|
|
struct sys_device dev;
|
|
|
|
struct IO_APIC_route_entry entry[0];
|
|
|
|
};
|
2008-06-08 18:07:18 +07:00
|
|
|
static struct sysfs_ioapic_data *mp_ioapic_data[MAX_IO_APICS];
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2005-04-17 05:25:24 +07:00
|
|
|
static int ioapic_suspend(struct sys_device *dev, pm_message_t state)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
struct IO_APIC_route_entry *entry;
|
|
|
|
struct sysfs_ioapic_data *data;
|
|
|
|
int i;
|
2008-06-08 18:07:18 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
data = container_of(dev, struct sysfs_ioapic_data, dev);
|
|
|
|
entry = data->entry;
|
2008-06-08 18:07:18 +07:00
|
|
|
for (i = 0; i < nr_ioapic_registers[dev->id]; i++)
|
2006-09-26 15:52:30 +07:00
|
|
|
entry[i] = ioapic_read_entry(dev->id, i);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int ioapic_resume(struct sys_device *dev)
|
|
|
|
{
|
|
|
|
struct IO_APIC_route_entry *entry;
|
|
|
|
struct sysfs_ioapic_data *data;
|
|
|
|
unsigned long flags;
|
|
|
|
union IO_APIC_reg_00 reg_00;
|
|
|
|
int i;
|
2008-06-08 18:07:18 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
data = container_of(dev, struct sysfs_ioapic_data, dev);
|
|
|
|
entry = data->entry;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
reg_00.raw = io_apic_read(dev->id, 0);
|
2008-05-14 22:03:10 +07:00
|
|
|
if (reg_00.bits.ID != mp_ioapics[dev->id].mp_apicid) {
|
|
|
|
reg_00.bits.ID = mp_ioapics[dev->id].mp_apicid;
|
2005-04-17 05:20:36 +07:00
|
|
|
io_apic_write(dev->id, 0, reg_00.raw);
|
|
|
|
}
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
2008-06-08 18:07:18 +07:00
|
|
|
for (i = 0; i < nr_ioapic_registers[dev->id]; i++)
|
2006-09-26 15:52:30 +07:00
|
|
|
ioapic_write_entry(dev->id, i, entry[i]);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct sysdev_class ioapic_sysdev_class = {
|
2007-12-20 08:09:39 +07:00
|
|
|
.name = "ioapic",
|
2005-04-17 05:20:36 +07:00
|
|
|
.suspend = ioapic_suspend,
|
|
|
|
.resume = ioapic_resume,
|
|
|
|
};
|
|
|
|
|
|
|
|
static int __init ioapic_init_sysfs(void)
|
|
|
|
{
|
2008-06-08 18:07:18 +07:00
|
|
|
struct sys_device *dev;
|
2005-04-17 05:20:36 +07:00
|
|
|
int i, size, error = 0;
|
|
|
|
|
|
|
|
error = sysdev_class_register(&ioapic_sysdev_class);
|
|
|
|
if (error)
|
|
|
|
return error;
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
for (i = 0; i < nr_ioapics; i++) {
|
|
|
|
size = sizeof(struct sys_device) + nr_ioapic_registers[i]
|
2005-04-17 05:20:36 +07:00
|
|
|
* sizeof(struct IO_APIC_route_entry);
|
2008-06-23 03:13:48 +07:00
|
|
|
mp_ioapic_data[i] = kzalloc(size, GFP_KERNEL);
|
2005-04-17 05:20:36 +07:00
|
|
|
if (!mp_ioapic_data[i]) {
|
|
|
|
printk(KERN_ERR "Can't suspend/resume IOAPIC %d\n", i);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
dev = &mp_ioapic_data[i]->dev;
|
2008-06-08 18:07:18 +07:00
|
|
|
dev->id = i;
|
2005-04-17 05:20:36 +07:00
|
|
|
dev->cls = &ioapic_sysdev_class;
|
|
|
|
error = sysdev_register(dev);
|
|
|
|
if (error) {
|
|
|
|
kfree(mp_ioapic_data[i]);
|
|
|
|
mp_ioapic_data[i] = NULL;
|
|
|
|
printk(KERN_ERR "Can't suspend/resume IOAPIC %d\n", i);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
device_initcall(ioapic_init_sysfs);
|
|
|
|
|
2006-10-04 16:16:39 +07:00
|
|
|
/*
|
2006-10-04 16:17:01 +07:00
|
|
|
* Dynamic irq allocate and deallocation
|
2006-10-04 16:16:39 +07:00
|
|
|
*/
|
|
|
|
int create_irq(void)
|
|
|
|
{
|
2006-10-04 16:16:47 +07:00
|
|
|
/* Allocate an unused irq */
|
2006-12-10 03:33:36 +07:00
|
|
|
int irq, new, vector = 0;
|
2006-10-04 16:16:39 +07:00
|
|
|
unsigned long flags;
|
|
|
|
|
2006-10-04 16:16:47 +07:00
|
|
|
irq = -ENOSPC;
|
|
|
|
spin_lock_irqsave(&vector_lock, flags);
|
2008-08-20 10:49:48 +07:00
|
|
|
for (new = (nr_irqs - 1); new >= 0; new--) {
|
2006-10-04 16:16:47 +07:00
|
|
|
if (platform_legacy_irq(new))
|
|
|
|
continue;
|
|
|
|
if (irq_vector[new] != 0)
|
|
|
|
continue;
|
|
|
|
vector = __assign_irq_vector(new);
|
|
|
|
if (likely(vector > 0))
|
|
|
|
irq = new;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
spin_unlock_irqrestore(&vector_lock, flags);
|
2006-10-04 16:16:39 +07:00
|
|
|
|
2006-10-04 16:16:47 +07:00
|
|
|
if (irq >= 0) {
|
2006-10-04 16:16:39 +07:00
|
|
|
set_intr_gate(vector, interrupt[irq]);
|
|
|
|
dynamic_irq_init(irq);
|
|
|
|
}
|
|
|
|
return irq;
|
|
|
|
}
|
|
|
|
|
|
|
|
void destroy_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
dynamic_irq_cleanup(irq);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&vector_lock, flags);
|
2008-04-26 07:58:52 +07:00
|
|
|
clear_bit(irq_vector[irq], used_vectors);
|
2006-10-04 16:16:39 +07:00
|
|
|
irq_vector[irq] = 0;
|
|
|
|
spin_unlock_irqrestore(&vector_lock, flags);
|
|
|
|
}
|
|
|
|
|
2006-10-04 16:16:43 +07:00
|
|
|
/*
|
2007-10-20 06:13:56 +07:00
|
|
|
* MSI message composition
|
2006-10-04 16:16:43 +07:00
|
|
|
*/
|
|
|
|
#ifdef CONFIG_PCI_MSI
|
2006-10-04 16:16:59 +07:00
|
|
|
static int msi_compose_msg(struct pci_dev *pdev, unsigned int irq, struct msi_msg *msg)
|
2006-10-04 16:16:43 +07:00
|
|
|
{
|
|
|
|
int vector;
|
|
|
|
unsigned dest;
|
|
|
|
|
|
|
|
vector = assign_irq_vector(irq);
|
|
|
|
if (vector >= 0) {
|
|
|
|
dest = cpu_mask_to_apicid(TARGET_CPUS);
|
|
|
|
|
|
|
|
msg->address_hi = MSI_ADDR_BASE_HI;
|
|
|
|
msg->address_lo =
|
|
|
|
MSI_ADDR_BASE_LO |
|
|
|
|
((INT_DEST_MODE == 0) ?
|
2008-06-08 18:07:18 +07:00
|
|
|
MSI_ADDR_DEST_MODE_PHYSICAL:
|
2006-10-04 16:16:43 +07:00
|
|
|
MSI_ADDR_DEST_MODE_LOGICAL) |
|
|
|
|
((INT_DELIVERY_MODE != dest_LowestPrio) ?
|
|
|
|
MSI_ADDR_REDIRECTION_CPU:
|
|
|
|
MSI_ADDR_REDIRECTION_LOWPRI) |
|
|
|
|
MSI_ADDR_DEST_ID(dest);
|
|
|
|
|
|
|
|
msg->data =
|
|
|
|
MSI_DATA_TRIGGER_EDGE |
|
|
|
|
MSI_DATA_LEVEL_ASSERT |
|
|
|
|
((INT_DELIVERY_MODE != dest_LowestPrio) ?
|
2008-06-08 18:07:18 +07:00
|
|
|
MSI_DATA_DELIVERY_FIXED:
|
2006-10-04 16:16:43 +07:00
|
|
|
MSI_DATA_DELIVERY_LOWPRI) |
|
|
|
|
MSI_DATA_VECTOR(vector);
|
|
|
|
}
|
|
|
|
return vector;
|
|
|
|
}
|
|
|
|
|
2006-10-04 16:16:59 +07:00
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
static void set_msi_irq_affinity(unsigned int irq, cpumask_t mask)
|
2006-10-04 16:16:43 +07:00
|
|
|
{
|
2006-10-04 16:16:59 +07:00
|
|
|
struct msi_msg msg;
|
|
|
|
unsigned int dest;
|
|
|
|
cpumask_t tmp;
|
2006-10-04 16:16:43 +07:00
|
|
|
int vector;
|
2008-08-20 10:50:05 +07:00
|
|
|
struct irq_desc *desc;
|
2006-10-04 16:16:59 +07:00
|
|
|
|
|
|
|
cpus_and(tmp, mask, cpu_online_map);
|
|
|
|
if (cpus_empty(tmp))
|
|
|
|
tmp = TARGET_CPUS;
|
2006-10-04 16:16:43 +07:00
|
|
|
|
|
|
|
vector = assign_irq_vector(irq);
|
2006-10-04 16:16:59 +07:00
|
|
|
if (vector < 0)
|
|
|
|
return;
|
2006-10-04 16:16:43 +07:00
|
|
|
|
2006-10-04 16:16:59 +07:00
|
|
|
dest = cpu_mask_to_apicid(mask);
|
|
|
|
|
|
|
|
read_msi_msg(irq, &msg);
|
|
|
|
|
|
|
|
msg.data &= ~MSI_DATA_VECTOR_MASK;
|
|
|
|
msg.data |= MSI_DATA_VECTOR(vector);
|
|
|
|
msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK;
|
|
|
|
msg.address_lo |= MSI_ADDR_DEST_ID(dest);
|
|
|
|
|
|
|
|
write_msi_msg(irq, &msg);
|
2008-08-20 10:50:05 +07:00
|
|
|
desc = irq_to_desc(irq);
|
|
|
|
desc->affinity = mask;
|
2006-10-04 16:16:43 +07:00
|
|
|
}
|
2006-10-04 16:16:59 +07:00
|
|
|
#endif /* CONFIG_SMP */
|
2006-10-04 16:16:43 +07:00
|
|
|
|
2006-10-04 16:16:59 +07:00
|
|
|
/*
|
|
|
|
* IRQ Chip for MSI PCI/PCI-X/PCI-Express Devices,
|
|
|
|
* which implement the MSI or MSI-X Capability Structure.
|
|
|
|
*/
|
|
|
|
static struct irq_chip msi_chip = {
|
|
|
|
.name = "PCI-MSI",
|
|
|
|
.unmask = unmask_msi_irq,
|
|
|
|
.mask = mask_msi_irq,
|
|
|
|
.ack = ack_ioapic_irq,
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
.set_affinity = set_msi_irq_affinity,
|
|
|
|
#endif
|
|
|
|
.retrigger = ioapic_retrigger_irq,
|
2006-10-04 16:16:43 +07:00
|
|
|
};
|
|
|
|
|
2007-01-29 02:56:37 +07:00
|
|
|
int arch_setup_msi_irq(struct pci_dev *dev, struct msi_desc *desc)
|
2006-10-04 16:16:59 +07:00
|
|
|
{
|
|
|
|
struct msi_msg msg;
|
2007-01-29 02:56:37 +07:00
|
|
|
int irq, ret;
|
|
|
|
irq = create_irq();
|
|
|
|
if (irq < 0)
|
|
|
|
return irq;
|
|
|
|
|
2006-10-04 16:16:59 +07:00
|
|
|
ret = msi_compose_msg(dev, irq, &msg);
|
2007-01-29 02:56:37 +07:00
|
|
|
if (ret < 0) {
|
|
|
|
destroy_irq(irq);
|
2006-10-04 16:16:59 +07:00
|
|
|
return ret;
|
2007-01-29 02:56:37 +07:00
|
|
|
}
|
2006-10-04 16:16:59 +07:00
|
|
|
|
2007-04-18 16:39:21 +07:00
|
|
|
set_irq_msi(irq, desc);
|
2006-10-04 16:16:59 +07:00
|
|
|
write_msi_msg(irq, &msg);
|
|
|
|
|
2006-10-17 14:10:03 +07:00
|
|
|
set_irq_chip_and_handler_name(irq, &msi_chip, handle_edge_irq,
|
|
|
|
"edge");
|
2006-10-04 16:16:59 +07:00
|
|
|
|
2007-04-18 16:39:21 +07:00
|
|
|
return 0;
|
2006-10-04 16:16:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
void arch_teardown_msi_irq(unsigned int irq)
|
|
|
|
{
|
2007-01-29 02:56:37 +07:00
|
|
|
destroy_irq(irq);
|
2006-10-04 16:16:59 +07:00
|
|
|
}
|
|
|
|
|
2006-10-04 16:16:43 +07:00
|
|
|
#endif /* CONFIG_PCI_MSI */
|
|
|
|
|
2006-10-04 16:16:55 +07:00
|
|
|
/*
|
|
|
|
* Hypertransport interrupt support
|
|
|
|
*/
|
|
|
|
#ifdef CONFIG_HT_IRQ
|
|
|
|
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
|
|
|
|
static void target_ht_irq(unsigned int irq, unsigned int dest)
|
|
|
|
{
|
2006-11-09 08:44:57 +07:00
|
|
|
struct ht_irq_msg msg;
|
|
|
|
fetch_ht_irq_msg(irq, &msg);
|
2006-10-04 16:16:55 +07:00
|
|
|
|
2006-11-09 08:44:57 +07:00
|
|
|
msg.address_lo &= ~(HT_IRQ_LOW_DEST_ID_MASK);
|
|
|
|
msg.address_hi &= ~(HT_IRQ_HIGH_DEST_ID_MASK);
|
2006-10-04 16:16:55 +07:00
|
|
|
|
2006-11-09 08:44:57 +07:00
|
|
|
msg.address_lo |= HT_IRQ_LOW_DEST_ID(dest);
|
|
|
|
msg.address_hi |= HT_IRQ_HIGH_DEST_ID(dest);
|
2006-10-04 16:16:55 +07:00
|
|
|
|
2006-11-09 08:44:57 +07:00
|
|
|
write_ht_irq_msg(irq, &msg);
|
2006-10-04 16:16:55 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void set_ht_irq_affinity(unsigned int irq, cpumask_t mask)
|
|
|
|
{
|
|
|
|
unsigned int dest;
|
|
|
|
cpumask_t tmp;
|
2008-08-20 10:50:05 +07:00
|
|
|
struct irq_desc *desc;
|
2006-10-04 16:16:55 +07:00
|
|
|
|
|
|
|
cpus_and(tmp, mask, cpu_online_map);
|
|
|
|
if (cpus_empty(tmp))
|
|
|
|
tmp = TARGET_CPUS;
|
|
|
|
|
|
|
|
cpus_and(mask, tmp, CPU_MASK_ALL);
|
|
|
|
|
|
|
|
dest = cpu_mask_to_apicid(mask);
|
|
|
|
|
|
|
|
target_ht_irq(irq, dest);
|
2008-08-20 10:50:05 +07:00
|
|
|
desc = irq_to_desc(irq);
|
|
|
|
desc->affinity = mask;
|
2006-10-04 16:16:55 +07:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2006-10-11 15:20:43 +07:00
|
|
|
static struct irq_chip ht_irq_chip = {
|
2006-10-04 16:16:55 +07:00
|
|
|
.name = "PCI-HT",
|
|
|
|
.mask = mask_ht_irq,
|
|
|
|
.unmask = unmask_ht_irq,
|
|
|
|
.ack = ack_ioapic_irq,
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
.set_affinity = set_ht_irq_affinity,
|
|
|
|
#endif
|
|
|
|
.retrigger = ioapic_retrigger_irq,
|
|
|
|
};
|
|
|
|
|
|
|
|
int arch_setup_ht_irq(unsigned int irq, struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
int vector;
|
|
|
|
|
|
|
|
vector = assign_irq_vector(irq);
|
|
|
|
if (vector >= 0) {
|
2006-11-09 08:44:57 +07:00
|
|
|
struct ht_irq_msg msg;
|
2006-10-04 16:16:55 +07:00
|
|
|
unsigned dest;
|
|
|
|
cpumask_t tmp;
|
|
|
|
|
|
|
|
cpus_clear(tmp);
|
|
|
|
cpu_set(vector >> 8, tmp);
|
|
|
|
dest = cpu_mask_to_apicid(tmp);
|
|
|
|
|
2006-11-09 08:44:57 +07:00
|
|
|
msg.address_hi = HT_IRQ_HIGH_DEST_ID(dest);
|
2006-10-04 16:16:55 +07:00
|
|
|
|
2006-11-09 08:44:57 +07:00
|
|
|
msg.address_lo =
|
|
|
|
HT_IRQ_LOW_BASE |
|
2006-10-04 16:16:55 +07:00
|
|
|
HT_IRQ_LOW_DEST_ID(dest) |
|
|
|
|
HT_IRQ_LOW_VECTOR(vector) |
|
|
|
|
((INT_DEST_MODE == 0) ?
|
|
|
|
HT_IRQ_LOW_DM_PHYSICAL :
|
|
|
|
HT_IRQ_LOW_DM_LOGICAL) |
|
|
|
|
HT_IRQ_LOW_RQEOI_EDGE |
|
|
|
|
((INT_DELIVERY_MODE != dest_LowestPrio) ?
|
|
|
|
HT_IRQ_LOW_MT_FIXED :
|
|
|
|
HT_IRQ_LOW_MT_ARBITRATED) |
|
|
|
|
HT_IRQ_LOW_IRQ_MASKED;
|
|
|
|
|
2006-11-09 08:44:57 +07:00
|
|
|
write_ht_irq_msg(irq, &msg);
|
2006-10-04 16:16:55 +07:00
|
|
|
|
2006-10-17 14:10:03 +07:00
|
|
|
set_irq_chip_and_handler_name(irq, &ht_irq_chip,
|
|
|
|
handle_edge_irq, "edge");
|
2006-10-04 16:16:55 +07:00
|
|
|
}
|
|
|
|
return vector;
|
|
|
|
}
|
|
|
|
#endif /* CONFIG_HT_IRQ */
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/* --------------------------------------------------------------------------
|
2008-06-08 18:07:18 +07:00
|
|
|
ACPI-based IOAPIC Configuration
|
2005-04-17 05:20:36 +07:00
|
|
|
-------------------------------------------------------------------------- */
|
|
|
|
|
2005-08-24 23:07:20 +07:00
|
|
|
#ifdef CONFIG_ACPI
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
int __init io_apic_get_unique_id(int ioapic, int apic_id)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
union IO_APIC_reg_00 reg_00;
|
|
|
|
static physid_mask_t apic_id_map = PHYSID_MASK_NONE;
|
|
|
|
physid_mask_t tmp;
|
|
|
|
unsigned long flags;
|
|
|
|
int i = 0;
|
|
|
|
|
|
|
|
/*
|
2008-06-08 18:07:18 +07:00
|
|
|
* The P4 platform supports up to 256 APIC IDs on two separate APIC
|
|
|
|
* buses (one for LAPICs, one for IOAPICs), where predecessors only
|
2005-04-17 05:20:36 +07:00
|
|
|
* supports up to 16 on one shared APIC bus.
|
2008-06-08 18:07:18 +07:00
|
|
|
*
|
2005-04-17 05:20:36 +07:00
|
|
|
* TBD: Expand LAPIC/IOAPIC support on P4-class systems to take full
|
|
|
|
* advantage of new APIC bus architecture.
|
|
|
|
*/
|
|
|
|
|
|
|
|
if (physids_empty(apic_id_map))
|
|
|
|
apic_id_map = ioapic_phys_id_map(phys_cpu_present_map);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
reg_00.raw = io_apic_read(ioapic, 0);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
|
|
|
|
if (apic_id >= get_physical_broadcast()) {
|
|
|
|
printk(KERN_WARNING "IOAPIC[%d]: Invalid apic_id %d, trying "
|
|
|
|
"%d\n", ioapic, apic_id, reg_00.bits.ID);
|
|
|
|
apic_id = reg_00.bits.ID;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
2008-06-08 18:07:18 +07:00
|
|
|
* Every APIC in a system must have a unique ID or we get lots of nice
|
2005-04-17 05:20:36 +07:00
|
|
|
* 'stuck on smp_invalidate_needed IPI wait' messages.
|
|
|
|
*/
|
|
|
|
if (check_apicid_used(apic_id_map, apic_id)) {
|
|
|
|
|
|
|
|
for (i = 0; i < get_physical_broadcast(); i++) {
|
|
|
|
if (!check_apicid_used(apic_id_map, i))
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (i == get_physical_broadcast())
|
|
|
|
panic("Max apic_id exceeded!\n");
|
|
|
|
|
|
|
|
printk(KERN_WARNING "IOAPIC[%d]: apic_id %d already used, "
|
|
|
|
"trying %d\n", ioapic, apic_id, i);
|
|
|
|
|
|
|
|
apic_id = i;
|
2008-06-08 18:07:18 +07:00
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
tmp = apicid_to_cpu_present(apic_id);
|
|
|
|
physids_or(apic_id_map, apic_id_map, tmp);
|
|
|
|
|
|
|
|
if (reg_00.bits.ID != apic_id) {
|
|
|
|
reg_00.bits.ID = apic_id;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
io_apic_write(ioapic, 0, reg_00.raw);
|
|
|
|
reg_00.raw = io_apic_read(ioapic, 0);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
|
|
|
|
/* Sanity check */
|
2006-02-26 10:18:34 +07:00
|
|
|
if (reg_00.bits.ID != apic_id) {
|
|
|
|
printk("IOAPIC[%d]: Unable to change apic_id!\n", ioapic);
|
|
|
|
return -1;
|
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
apic_printk(APIC_VERBOSE, KERN_INFO
|
|
|
|
"IOAPIC[%d]: Assigned apic_id %d\n", ioapic, apic_id);
|
|
|
|
|
|
|
|
return apic_id;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
int __init io_apic_get_version(int ioapic)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
union IO_APIC_reg_01 reg_01;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
reg_01.raw = io_apic_read(ioapic, 1);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
|
|
|
|
return reg_01.bits.version;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
int __init io_apic_get_redir_entries(int ioapic)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
union IO_APIC_reg_01 reg_01;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&ioapic_lock, flags);
|
|
|
|
reg_01.raw = io_apic_read(ioapic, 1);
|
|
|
|
spin_unlock_irqrestore(&ioapic_lock, flags);
|
|
|
|
|
|
|
|
return reg_01.bits.entries;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
int io_apic_set_pci_routing(int ioapic, int pin, int irq, int edge_level, int active_high_low)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
struct IO_APIC_route_entry entry;
|
|
|
|
|
|
|
|
if (!IO_APIC_IRQ(irq)) {
|
|
|
|
printk(KERN_ERR "IOAPIC[%d]: Invalid reference to IRQ 0\n",
|
|
|
|
ioapic);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Generate a PCI IRQ routing entry and program the IOAPIC accordingly.
|
|
|
|
* Note that we mask (disable) IRQs now -- these get enabled when the
|
|
|
|
* corresponding device driver registers for this IRQ.
|
|
|
|
*/
|
|
|
|
|
2008-06-08 18:07:18 +07:00
|
|
|
memset(&entry, 0, sizeof(entry));
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
entry.delivery_mode = INT_DELIVERY_MODE;
|
|
|
|
entry.dest_mode = INT_DEST_MODE;
|
|
|
|
entry.dest.logical.logical_dest = cpu_mask_to_apicid(TARGET_CPUS);
|
|
|
|
entry.trigger = edge_level;
|
|
|
|
entry.polarity = active_high_low;
|
|
|
|
entry.mask = 1;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* IRQs < 16 are already in the irq_2_pin[] map
|
|
|
|
*/
|
|
|
|
if (irq >= 16)
|
|
|
|
add_pin_to_irq(irq, ioapic, pin);
|
|
|
|
|
|
|
|
entry.vector = assign_irq_vector(irq);
|
|
|
|
|
|
|
|
apic_printk(APIC_DEBUG, KERN_DEBUG "IOAPIC[%d]: Set PCI routing entry "
|
|
|
|
"(%d-%d -> 0x%x -> IRQ %d Mode:%i Active:%i)\n", ioapic,
|
2008-05-14 22:03:10 +07:00
|
|
|
mp_ioapics[ioapic].mp_apicid, pin, entry.vector, irq,
|
2005-04-17 05:20:36 +07:00
|
|
|
edge_level, active_high_low);
|
|
|
|
|
|
|
|
ioapic_register_intr(irq, entry.vector, edge_level);
|
|
|
|
|
|
|
|
if (!ioapic && (irq < 16))
|
|
|
|
disable_8259A_irq(irq);
|
|
|
|
|
2008-04-05 20:39:05 +07:00
|
|
|
ioapic_write_entry(ioapic, pin, entry);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2007-11-17 13:05:28 +07:00
|
|
|
int acpi_get_override_irq(int bus_irq, int *trigger, int *polarity)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
if (skip_ioapic_setup)
|
|
|
|
return -1;
|
|
|
|
|
|
|
|
for (i = 0; i < mp_irq_entries; i++)
|
2008-05-14 22:03:17 +07:00
|
|
|
if (mp_irqs[i].mp_irqtype == mp_INT &&
|
|
|
|
mp_irqs[i].mp_srcbusirq == bus_irq)
|
2007-11-17 13:05:28 +07:00
|
|
|
break;
|
|
|
|
if (i >= mp_irq_entries)
|
|
|
|
return -1;
|
|
|
|
|
|
|
|
*trigger = irq_trigger(i);
|
|
|
|
*polarity = irq_polarity(i);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-08-24 23:07:20 +07:00
|
|
|
#endif /* CONFIG_ACPI */
|
2006-09-26 15:52:32 +07:00
|
|
|
|
|
|
|
static int __init parse_disable_timer_pin_1(char *arg)
|
|
|
|
{
|
|
|
|
disable_timer_pin_1 = 1;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
early_param("disable_timer_pin_1", parse_disable_timer_pin_1);
|
|
|
|
|
|
|
|
static int __init parse_enable_timer_pin_1(char *arg)
|
|
|
|
{
|
|
|
|
disable_timer_pin_1 = -1;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
early_param("enable_timer_pin_1", parse_enable_timer_pin_1);
|
|
|
|
|
|
|
|
static int __init parse_noapic(char *arg)
|
|
|
|
{
|
|
|
|
/* disable IO-APIC */
|
|
|
|
disable_ioapic_setup();
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
early_param("noapic", parse_noapic);
|
2008-06-27 15:41:56 +07:00
|
|
|
|
|
|
|
void __init ioapic_init_mappings(void)
|
|
|
|
{
|
|
|
|
unsigned long ioapic_phys, idx = FIX_IO_APIC_BASE_0;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < nr_ioapics; i++) {
|
|
|
|
if (smp_found_config) {
|
|
|
|
ioapic_phys = mp_ioapics[i].mp_apicaddr;
|
|
|
|
if (!ioapic_phys) {
|
|
|
|
printk(KERN_ERR
|
|
|
|
"WARNING: bogus zero IO-APIC "
|
|
|
|
"address found in MPTABLE, "
|
|
|
|
"disabling IO/APIC support!\n");
|
|
|
|
smp_found_config = 0;
|
|
|
|
skip_ioapic_setup = 1;
|
|
|
|
goto fake_ioapic_page;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
fake_ioapic_page:
|
|
|
|
ioapic_phys = (unsigned long)
|
|
|
|
alloc_bootmem_pages(PAGE_SIZE);
|
|
|
|
ioapic_phys = __pa(ioapic_phys);
|
|
|
|
}
|
|
|
|
set_fixmap_nocache(idx, ioapic_phys);
|
|
|
|
printk(KERN_DEBUG "mapped IOAPIC to %08lx (%08lx)\n",
|
|
|
|
__fix_to_virt(idx), ioapic_phys);
|
|
|
|
idx++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|