2013-01-28 23:24:37 +07:00
|
|
|
* ARM AMBA Primecell PL011 serial UART
|
|
|
|
|
|
|
|
Required properties:
|
2015-06-04 10:21:02 +07:00
|
|
|
- compatible: must be "arm,primecell", "arm,pl011", "zte,zx296702-uart"
|
2013-01-28 23:24:37 +07:00
|
|
|
- reg: exactly one register range with length 0x1000
|
|
|
|
- interrupts: exactly one interrupt specifier
|
|
|
|
|
|
|
|
Optional properties:
|
2014-12-15 06:23:32 +07:00
|
|
|
- pinctrl:
|
|
|
|
When present, must have one state named "default",
|
2014-05-12 16:37:17 +07:00
|
|
|
and may contain a second name named "sleep". The former
|
|
|
|
state sets up pins for ordinary operation whereas
|
|
|
|
the latter state will put the associated pins to sleep
|
|
|
|
when the UART is unused
|
2014-12-15 06:23:32 +07:00
|
|
|
- clocks:
|
|
|
|
When present, the first clock listed must correspond to
|
2014-05-12 16:37:17 +07:00
|
|
|
the clock named UARTCLK on the IP block, i.e. the clock
|
|
|
|
to the external serial line, whereas the second clock
|
|
|
|
must correspond to the PCLK clocking the internal logic
|
|
|
|
of the block. Just listing one clock (the first one) is
|
|
|
|
deprecated.
|
2015-10-16 21:23:06 +07:00
|
|
|
- clock-names:
|
2014-12-15 06:23:32 +07:00
|
|
|
When present, the first clock listed must be named
|
2014-05-12 16:37:17 +07:00
|
|
|
"uartclk" and the second clock listed must be named
|
2013-01-28 23:24:37 +07:00
|
|
|
"apb_pclk"
|
2014-12-15 06:23:32 +07:00
|
|
|
- dmas:
|
|
|
|
When present, may have one or two dma channels.
|
2013-01-28 23:24:37 +07:00
|
|
|
The first one must be named "rx", the second one
|
|
|
|
must be named "tx".
|
2014-12-15 06:23:32 +07:00
|
|
|
- auto-poll:
|
|
|
|
Enables polling when using RX DMA.
|
|
|
|
- poll-rate-ms:
|
|
|
|
Rate at which poll occurs when auto-poll is set,
|
|
|
|
default 100ms.
|
|
|
|
- poll-timeout-ms:
|
|
|
|
Poll timeout when auto-poll is set, default
|
|
|
|
3000ms.
|
2013-01-28 23:24:37 +07:00
|
|
|
|
|
|
|
See also bindings/arm/primecell.txt
|
2014-05-12 16:37:17 +07:00
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
uart@80120000 {
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
reg = <0x80120000 0x1000>;
|
|
|
|
interrupts = <0 11 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
dmas = <&dma 13 0 0x2>, <&dma 13 0 0x0>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
clocks = <&foo_clk>, <&bar_clk>;
|
|
|
|
clock-names = "uartclk", "apb_pclk";
|
|
|
|
};
|