2017-12-01 13:05:44 +07:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2017 Jernej Skrabec <jernej.skrabec@siol.net>
|
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public
|
|
|
|
* License version 2. This program is licensed "as is" without any
|
|
|
|
* warranty of any kind, whether express or implied.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _SUN8I_VI_SCALER_H_
|
|
|
|
#define _SUN8I_VI_SCALER_H_
|
|
|
|
|
2017-12-01 13:05:48 +07:00
|
|
|
#include <drm/drm_fourcc.h>
|
2017-12-01 13:05:44 +07:00
|
|
|
#include "sun8i_mixer.h"
|
|
|
|
|
2018-11-05 01:26:46 +07:00
|
|
|
#define DE2_VI_SCALER_UNIT_BASE 0x20000
|
|
|
|
#define DE2_VI_SCALER_UNIT_SIZE 0x20000
|
|
|
|
|
2018-11-05 01:26:49 +07:00
|
|
|
#define DE3_VI_SCALER_UNIT_BASE 0x20000
|
|
|
|
#define DE3_VI_SCALER_UNIT_SIZE 0x08000
|
|
|
|
|
2017-12-01 13:05:44 +07:00
|
|
|
/* this two macros assumes 16 fractional bits which is standard in DRM */
|
|
|
|
#define SUN8I_VI_SCALER_SCALE_MIN 1
|
|
|
|
#define SUN8I_VI_SCALER_SCALE_MAX ((1UL << 20) - 1)
|
|
|
|
|
|
|
|
#define SUN8I_VI_SCALER_SCALE_FRAC 20
|
|
|
|
#define SUN8I_VI_SCALER_PHASE_FRAC 20
|
|
|
|
#define SUN8I_VI_SCALER_COEFF_COUNT 32
|
|
|
|
#define SUN8I_VI_SCALER_SIZE(w, h) (((h) - 1) << 16 | ((w) - 1))
|
|
|
|
|
2018-11-05 01:26:46 +07:00
|
|
|
#define SUN8I_SCALER_VSU_CTRL(base) ((base) + 0x0)
|
2018-11-05 01:26:49 +07:00
|
|
|
#define SUN50I_SCALER_VSU_SCALE_MODE(base) ((base) + 0x10)
|
|
|
|
#define SUN50I_SCALER_VSU_DIR_THR(base) ((base) + 0x20)
|
|
|
|
#define SUN50I_SCALER_VSU_EDGE_THR(base) ((base) + 0x24)
|
|
|
|
#define SUN50I_SCALER_VSU_EDSCL_CTRL(base) ((base) + 0x28)
|
|
|
|
#define SUN50I_SCALER_VSU_ANGLE_THR(base) ((base) + 0x2c)
|
2018-11-05 01:26:46 +07:00
|
|
|
#define SUN8I_SCALER_VSU_OUTSIZE(base) ((base) + 0x40)
|
|
|
|
#define SUN8I_SCALER_VSU_YINSIZE(base) ((base) + 0x80)
|
|
|
|
#define SUN8I_SCALER_VSU_YHSTEP(base) ((base) + 0x88)
|
|
|
|
#define SUN8I_SCALER_VSU_YVSTEP(base) ((base) + 0x8c)
|
|
|
|
#define SUN8I_SCALER_VSU_YHPHASE(base) ((base) + 0x90)
|
|
|
|
#define SUN8I_SCALER_VSU_YVPHASE(base) ((base) + 0x98)
|
|
|
|
#define SUN8I_SCALER_VSU_CINSIZE(base) ((base) + 0xc0)
|
|
|
|
#define SUN8I_SCALER_VSU_CHSTEP(base) ((base) + 0xc8)
|
|
|
|
#define SUN8I_SCALER_VSU_CVSTEP(base) ((base) + 0xcc)
|
|
|
|
#define SUN8I_SCALER_VSU_CHPHASE(base) ((base) + 0xd0)
|
|
|
|
#define SUN8I_SCALER_VSU_CVPHASE(base) ((base) + 0xd8)
|
|
|
|
#define SUN8I_SCALER_VSU_YHCOEFF0(base, i) ((base) + 0x200 + 0x4 * (i))
|
|
|
|
#define SUN8I_SCALER_VSU_YHCOEFF1(base, i) ((base) + 0x300 + 0x4 * (i))
|
|
|
|
#define SUN8I_SCALER_VSU_YVCOEFF(base, i) ((base) + 0x400 + 0x4 * (i))
|
|
|
|
#define SUN8I_SCALER_VSU_CHCOEFF0(base, i) ((base) + 0x600 + 0x4 * (i))
|
|
|
|
#define SUN8I_SCALER_VSU_CHCOEFF1(base, i) ((base) + 0x700 + 0x4 * (i))
|
|
|
|
#define SUN8I_SCALER_VSU_CVCOEFF(base, i) ((base) + 0x800 + 0x4 * (i))
|
2017-12-01 13:05:44 +07:00
|
|
|
|
|
|
|
#define SUN8I_SCALER_VSU_CTRL_EN BIT(0)
|
|
|
|
#define SUN8I_SCALER_VSU_CTRL_COEFF_RDY BIT(4)
|
|
|
|
|
2018-11-05 01:26:49 +07:00
|
|
|
#define SUN50I_SCALER_VSU_SUB_ZERO_DIR_THR(x) (((x) << 24) & 0xFF)
|
|
|
|
#define SUN50I_SCALER_VSU_ZERO_DIR_THR(x) (((x) << 16) & 0xFF)
|
|
|
|
#define SUN50I_SCALER_VSU_HORZ_DIR_THR(x) (((x) << 8) & 0xFF)
|
|
|
|
#define SUN50I_SCALER_VSU_VERT_DIR_THR(x) ((x) & 0xFF)
|
|
|
|
|
|
|
|
#define SUN50I_SCALER_VSU_SCALE_MODE_UI 0
|
|
|
|
#define SUN50I_SCALER_VSU_SCALE_MODE_NORMAL 1
|
|
|
|
#define SUN50I_SCALER_VSU_SCALE_MODE_ED_SCALE 2
|
|
|
|
|
|
|
|
#define SUN50I_SCALER_VSU_EDGE_SHIFT(x) (((x) << 16) & 0xF)
|
|
|
|
#define SUN50I_SCALER_VSU_EDGE_OFFSET(x) ((x) & 0xFF)
|
|
|
|
|
|
|
|
#define SUN50I_SCALER_VSU_ANGLE_SHIFT(x) (((x) << 16) & 0xF)
|
|
|
|
#define SUN50I_SCALER_VSU_ANGLE_OFFSET(x) ((x) & 0xFF)
|
|
|
|
|
2017-12-01 13:05:44 +07:00
|
|
|
void sun8i_vi_scaler_enable(struct sun8i_mixer *mixer, int layer, bool enable);
|
|
|
|
void sun8i_vi_scaler_setup(struct sun8i_mixer *mixer, int layer,
|
|
|
|
u32 src_w, u32 src_h, u32 dst_w, u32 dst_h,
|
2017-12-01 13:05:48 +07:00
|
|
|
u32 hscale, u32 vscale, u32 hphase, u32 vphase,
|
|
|
|
const struct drm_format_info *format);
|
2017-12-01 13:05:44 +07:00
|
|
|
|
|
|
|
#endif
|