2019-06-03 12:44:50 +07:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2015-07-07 23:29:56 +07:00
|
|
|
/*
|
|
|
|
* Debug and Guest Debug support
|
|
|
|
*
|
|
|
|
* Copyright (C) 2015 - Linaro Ltd
|
|
|
|
* Author: Alex Bennée <alex.bennee@linaro.org>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/kvm_host.h>
|
2015-07-07 23:30:03 +07:00
|
|
|
#include <linux/hw_breakpoint.h>
|
2015-07-07 23:29:56 +07:00
|
|
|
|
2015-07-07 23:29:58 +07:00
|
|
|
#include <asm/debug-monitors.h>
|
|
|
|
#include <asm/kvm_asm.h>
|
2015-07-07 23:29:56 +07:00
|
|
|
#include <asm/kvm_arm.h>
|
2015-07-07 23:29:58 +07:00
|
|
|
#include <asm/kvm_emulate.h>
|
|
|
|
|
2015-07-07 23:30:03 +07:00
|
|
|
#include "trace.h"
|
|
|
|
|
2015-07-07 23:29:58 +07:00
|
|
|
/* These are the bits of MDSCR_EL1 we may manipulate */
|
|
|
|
#define MDSCR_EL1_DEBUG_MASK (DBG_MDSCR_SS | \
|
|
|
|
DBG_MDSCR_KDE | \
|
|
|
|
DBG_MDSCR_MDE)
|
2015-07-07 23:29:56 +07:00
|
|
|
|
|
|
|
static DEFINE_PER_CPU(u32, mdcr_el2);
|
|
|
|
|
2015-07-07 23:29:58 +07:00
|
|
|
/**
|
|
|
|
* save/restore_guest_debug_regs
|
|
|
|
*
|
|
|
|
* For some debug operations we need to tweak some guest registers. As
|
|
|
|
* a result we need to save the state of those registers before we
|
|
|
|
* make those modifications.
|
|
|
|
*
|
|
|
|
* Guest access to MDSCR_EL1 is trapped by the hypervisor and handled
|
|
|
|
* after we have restored the preserved value to the main context.
|
|
|
|
*/
|
|
|
|
static void save_guest_debug_regs(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2016-03-16 21:38:53 +07:00
|
|
|
u64 val = vcpu_read_sys_reg(vcpu, MDSCR_EL1);
|
|
|
|
|
|
|
|
vcpu->arch.guest_debug_preserved.mdscr_el1 = val;
|
2015-07-07 23:30:03 +07:00
|
|
|
|
|
|
|
trace_kvm_arm_set_dreg32("Saved MDSCR_EL1",
|
|
|
|
vcpu->arch.guest_debug_preserved.mdscr_el1);
|
2015-07-07 23:29:58 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void restore_guest_debug_regs(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2016-03-16 21:38:53 +07:00
|
|
|
u64 val = vcpu->arch.guest_debug_preserved.mdscr_el1;
|
|
|
|
|
|
|
|
vcpu_write_sys_reg(vcpu, val, MDSCR_EL1);
|
2015-07-07 23:30:03 +07:00
|
|
|
|
|
|
|
trace_kvm_arm_set_dreg32("Restored MDSCR_EL1",
|
2016-03-16 21:38:53 +07:00
|
|
|
vcpu_read_sys_reg(vcpu, MDSCR_EL1));
|
2015-07-07 23:29:58 +07:00
|
|
|
}
|
|
|
|
|
2015-07-07 23:29:56 +07:00
|
|
|
/**
|
|
|
|
* kvm_arm_init_debug - grab what we need for debug
|
|
|
|
*
|
|
|
|
* Currently the sole task of this function is to retrieve the initial
|
|
|
|
* value of mdcr_el2 so we can preserve MDCR_EL2.HPMN which has
|
|
|
|
* presumably been set-up by some knowledgeable bootcode.
|
|
|
|
*
|
|
|
|
* It is called once per-cpu during CPU hyp initialisation.
|
|
|
|
*/
|
|
|
|
|
|
|
|
void kvm_arm_init_debug(void)
|
|
|
|
{
|
2019-01-05 22:49:50 +07:00
|
|
|
__this_cpu_write(mdcr_el2, kvm_call_hyp_ret(__kvm_get_mdcr_el2));
|
2015-07-07 23:29:56 +07:00
|
|
|
}
|
|
|
|
|
2015-07-07 23:30:00 +07:00
|
|
|
/**
|
|
|
|
* kvm_arm_reset_debug_ptr - reset the debug ptr to point to the vcpu state
|
|
|
|
*/
|
|
|
|
|
|
|
|
void kvm_arm_reset_debug_ptr(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
|
|
|
vcpu->arch.debug_ptr = &vcpu->arch.vcpu_debug_state;
|
|
|
|
}
|
|
|
|
|
2015-07-07 23:29:56 +07:00
|
|
|
/**
|
|
|
|
* kvm_arm_setup_debug - set up debug related stuff
|
|
|
|
*
|
|
|
|
* @vcpu: the vcpu pointer
|
|
|
|
*
|
|
|
|
* This is called before each entry into the hypervisor to setup any
|
|
|
|
* debug related registers. Currently this just ensures we will trap
|
|
|
|
* access to:
|
|
|
|
* - Performance monitors (MDCR_EL2_TPM/MDCR_EL2_TPMCR)
|
|
|
|
* - Debug ROM Address (MDCR_EL2_TDRA)
|
|
|
|
* - OS related registers (MDCR_EL2_TDOSA)
|
2016-09-22 17:35:43 +07:00
|
|
|
* - Statistical profiler (MDCR_EL2_TPMS/MDCR_EL2_E2PB)
|
2015-07-07 23:29:56 +07:00
|
|
|
*
|
|
|
|
* Additionally, KVM only traps guest accesses to the debug registers if
|
|
|
|
* the guest is not actively using them (see the KVM_ARM64_DEBUG_DIRTY
|
2018-05-08 20:47:23 +07:00
|
|
|
* flag on vcpu->arch.flags). Since the guest must not interfere
|
2015-07-07 23:29:56 +07:00
|
|
|
* with the hardware state when debugging the guest, we must ensure that
|
|
|
|
* trapping is enabled whenever we are debugging the guest using the
|
|
|
|
* debug registers.
|
|
|
|
*/
|
|
|
|
|
|
|
|
void kvm_arm_setup_debug(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2018-05-08 20:47:23 +07:00
|
|
|
bool trap_debug = !(vcpu->arch.flags & KVM_ARM64_DEBUG_DIRTY);
|
2020-01-17 20:43:24 +07:00
|
|
|
unsigned long mdscr, orig_mdcr_el2 = vcpu->arch.mdcr_el2;
|
2015-07-07 23:29:56 +07:00
|
|
|
|
2015-07-07 23:30:03 +07:00
|
|
|
trace_kvm_arm_setup_debug(vcpu, vcpu->guest_debug);
|
|
|
|
|
2016-09-22 17:35:43 +07:00
|
|
|
/*
|
|
|
|
* This also clears MDCR_EL2_E2PB_MASK to disable guest access
|
|
|
|
* to the profiling buffer.
|
|
|
|
*/
|
2015-07-07 23:29:56 +07:00
|
|
|
vcpu->arch.mdcr_el2 = __this_cpu_read(mdcr_el2) & MDCR_EL2_HPMN_MASK;
|
|
|
|
vcpu->arch.mdcr_el2 |= (MDCR_EL2_TPM |
|
2016-09-22 17:35:43 +07:00
|
|
|
MDCR_EL2_TPMS |
|
2015-07-07 23:29:56 +07:00
|
|
|
MDCR_EL2_TPMCR |
|
|
|
|
MDCR_EL2_TDRA |
|
|
|
|
MDCR_EL2_TDOSA);
|
|
|
|
|
2015-07-07 23:29:58 +07:00
|
|
|
/* Is Guest debugging in effect? */
|
|
|
|
if (vcpu->guest_debug) {
|
|
|
|
/* Route all software debug exceptions to EL2 */
|
2015-07-07 23:29:57 +07:00
|
|
|
vcpu->arch.mdcr_el2 |= MDCR_EL2_TDE;
|
2015-07-07 23:29:58 +07:00
|
|
|
|
|
|
|
/* Save guest debug state */
|
|
|
|
save_guest_debug_regs(vcpu);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Single Step (ARM ARM D2.12.3 The software step state
|
|
|
|
* machine)
|
|
|
|
*
|
|
|
|
* If we are doing Single Step we need to manipulate
|
|
|
|
* the guest's MDSCR_EL1.SS and PSTATE.SS. Once the
|
|
|
|
* step has occurred the hypervisor will trap the
|
|
|
|
* debug exception and we return to userspace.
|
|
|
|
*
|
|
|
|
* If the guest attempts to single step its userspace
|
|
|
|
* we would have to deal with a trapped exception
|
|
|
|
* while in the guest kernel. Because this would be
|
|
|
|
* hard to unwind we suppress the guest's ability to
|
|
|
|
* do so by masking MDSCR_EL.SS.
|
|
|
|
*
|
|
|
|
* This confuses guest debuggers which use
|
|
|
|
* single-step behind the scenes but everything
|
|
|
|
* returns to normal once the host is no longer
|
|
|
|
* debugging the system.
|
|
|
|
*/
|
|
|
|
if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP) {
|
|
|
|
*vcpu_cpsr(vcpu) |= DBG_SPSR_SS;
|
2016-03-16 21:38:53 +07:00
|
|
|
mdscr = vcpu_read_sys_reg(vcpu, MDSCR_EL1);
|
|
|
|
mdscr |= DBG_MDSCR_SS;
|
|
|
|
vcpu_write_sys_reg(vcpu, mdscr, MDSCR_EL1);
|
2015-07-07 23:29:58 +07:00
|
|
|
} else {
|
2016-03-16 21:38:53 +07:00
|
|
|
mdscr = vcpu_read_sys_reg(vcpu, MDSCR_EL1);
|
|
|
|
mdscr &= ~DBG_MDSCR_SS;
|
|
|
|
vcpu_write_sys_reg(vcpu, mdscr, MDSCR_EL1);
|
2015-07-07 23:29:58 +07:00
|
|
|
}
|
2015-07-07 23:30:02 +07:00
|
|
|
|
2015-07-07 23:30:03 +07:00
|
|
|
trace_kvm_arm_set_dreg32("SPSR_EL2", *vcpu_cpsr(vcpu));
|
|
|
|
|
2015-07-07 23:30:02 +07:00
|
|
|
/*
|
|
|
|
* HW Breakpoints and watchpoints
|
|
|
|
*
|
|
|
|
* We simply switch the debug_ptr to point to our new
|
|
|
|
* external_debug_state which has been populated by the
|
|
|
|
* debug ioctl. The existing KVM_ARM64_DEBUG_DIRTY
|
|
|
|
* mechanism ensures the registers are updated on the
|
|
|
|
* world switch.
|
|
|
|
*/
|
|
|
|
if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW) {
|
|
|
|
/* Enable breakpoints/watchpoints */
|
2016-03-16 21:38:53 +07:00
|
|
|
mdscr = vcpu_read_sys_reg(vcpu, MDSCR_EL1);
|
|
|
|
mdscr |= DBG_MDSCR_MDE;
|
|
|
|
vcpu_write_sys_reg(vcpu, mdscr, MDSCR_EL1);
|
2015-07-07 23:30:02 +07:00
|
|
|
|
|
|
|
vcpu->arch.debug_ptr = &vcpu->arch.external_debug_state;
|
2018-05-08 20:47:23 +07:00
|
|
|
vcpu->arch.flags |= KVM_ARM64_DEBUG_DIRTY;
|
2015-07-07 23:30:02 +07:00
|
|
|
trap_debug = true;
|
2015-07-07 23:30:03 +07:00
|
|
|
|
|
|
|
trace_kvm_arm_set_regset("BKPTS", get_num_brps(),
|
|
|
|
&vcpu->arch.debug_ptr->dbg_bcr[0],
|
|
|
|
&vcpu->arch.debug_ptr->dbg_bvr[0]);
|
|
|
|
|
|
|
|
trace_kvm_arm_set_regset("WAPTS", get_num_wrps(),
|
|
|
|
&vcpu->arch.debug_ptr->dbg_wcr[0],
|
|
|
|
&vcpu->arch.debug_ptr->dbg_wvr[0]);
|
2015-07-07 23:30:02 +07:00
|
|
|
}
|
2015-07-07 23:29:58 +07:00
|
|
|
}
|
2015-07-07 23:30:02 +07:00
|
|
|
|
|
|
|
BUG_ON(!vcpu->guest_debug &&
|
|
|
|
vcpu->arch.debug_ptr != &vcpu->arch.vcpu_debug_state);
|
|
|
|
|
|
|
|
/* Trap debug register access */
|
|
|
|
if (trap_debug)
|
|
|
|
vcpu->arch.mdcr_el2 |= MDCR_EL2_TDA;
|
2015-07-07 23:30:03 +07:00
|
|
|
|
2017-10-11 00:31:33 +07:00
|
|
|
/* If KDE or MDE are set, perform a full save/restore cycle. */
|
2016-03-16 21:38:53 +07:00
|
|
|
if (vcpu_read_sys_reg(vcpu, MDSCR_EL1) & (DBG_MDSCR_KDE | DBG_MDSCR_MDE))
|
2018-05-08 20:47:23 +07:00
|
|
|
vcpu->arch.flags |= KVM_ARM64_DEBUG_DIRTY;
|
2017-10-11 00:31:33 +07:00
|
|
|
|
2020-01-17 20:43:24 +07:00
|
|
|
/* Write mdcr_el2 changes since vcpu_load on VHE systems */
|
|
|
|
if (has_vhe() && orig_mdcr_el2 != vcpu->arch.mdcr_el2)
|
|
|
|
write_sysreg(vcpu->arch.mdcr_el2, mdcr_el2);
|
|
|
|
|
2015-07-07 23:30:03 +07:00
|
|
|
trace_kvm_arm_set_dreg32("MDCR_EL2", vcpu->arch.mdcr_el2);
|
2016-03-16 21:38:53 +07:00
|
|
|
trace_kvm_arm_set_dreg32("MDSCR_EL1", vcpu_read_sys_reg(vcpu, MDSCR_EL1));
|
2015-07-07 23:29:56 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
void kvm_arm_clear_debug(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2015-07-07 23:30:03 +07:00
|
|
|
trace_kvm_arm_clear_debug(vcpu->guest_debug);
|
|
|
|
|
2015-07-07 23:30:02 +07:00
|
|
|
if (vcpu->guest_debug) {
|
2015-07-07 23:29:58 +07:00
|
|
|
restore_guest_debug_regs(vcpu);
|
2015-07-07 23:30:02 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* If we were using HW debug we need to restore the
|
|
|
|
* debug_ptr to the guest debug state.
|
|
|
|
*/
|
2015-07-07 23:30:03 +07:00
|
|
|
if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW) {
|
2015-07-07 23:30:02 +07:00
|
|
|
kvm_arm_reset_debug_ptr(vcpu);
|
|
|
|
|
2015-07-07 23:30:03 +07:00
|
|
|
trace_kvm_arm_set_regset("BKPTS", get_num_brps(),
|
|
|
|
&vcpu->arch.debug_ptr->dbg_bcr[0],
|
|
|
|
&vcpu->arch.debug_ptr->dbg_bvr[0]);
|
|
|
|
|
|
|
|
trace_kvm_arm_set_regset("WAPTS", get_num_wrps(),
|
|
|
|
&vcpu->arch.debug_ptr->dbg_wcr[0],
|
|
|
|
&vcpu->arch.debug_ptr->dbg_wvr[0]);
|
|
|
|
}
|
2015-07-07 23:30:02 +07:00
|
|
|
}
|
2015-07-07 23:29:56 +07:00
|
|
|
}
|